Renesas R5F104PJAFA#X0
- Part No.:
- R5F104PJAFA#X0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F104PJAFA#X0.pdf
- Description:
- IC MCU 16BIT 256KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,978
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104PJAFA#X0 from Renesas is a 100-pin LQFP-0.65 mm pitch, industrial-grade (TA = −40 to +85°C) RL78/G14 16-bit MCU with 256 KB flash, 8 KB data flash, 24 KB RAM, 52-channel I/O, and integrated RTC, 12-bit ADC (20 channels), dual 8-bit DAC, and UART/I²C/CSI interfaces. It targets battery-powered industrial control and sensor interface applications requiring ultra-low power (66 μA/MHz active, 0.60 μA RTC+LVD mode).
For engineers reviewing the R5F104PJAFA#X0 datasheet, R5F104PJAFA#X0 pinout, R5F104PJAFA#X0 application, or R5F104PJAFA#X0 equivalent, key selection considerations include its 100-pin LQFP package, 256 KB flash capacity, support for background data flash rewriting (BGO), real-time clock calendar function, and compatibility with Renesas' RL78 toolchain and E2 studio IDE.
Technical Context
The R5F104PJAFA#X0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz) to 30.5 μs (32.768 kHz). It integrates a Data Transfer Controller (DTC) for autonomous memory transfers triggered by interrupts and an Event Link Controller (ELC) enabling hardware-triggered peripheral chaining without CPU intervention.
Its analog subsystem includes a 12-bit interval timer, 12-bit A/D converter with internal 1.45 V reference and temperature sensor, two 8-bit D/A converters with real-time output capability, and up to two comparators with selectable internal/external reference voltage. Power management features HALT, STOP, and SNOOZE modes plus on-chip LVD with 14-level interrupt/reset selection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline, 44 DMIPS @ 32 MHz |
| Flash Memory | 256 KB code flash with 1 KB block size, self-programming and boot swap support |
| Data Flash | 8 KB data flash with background operation (BGO), 1M rewrite cycles (TYP) |
| RAM | 24 KB on-chip RAM, including dedicated areas for flash library use (start address F9F00H) |
| ADC | 12-bit resolution, 20-channel input, internal 1.45 V reference and temperature sensor |
| DAC | Two 8-bit channels, 0 V to VDD output range, real-time update capability |
| Operating Voltage | 1.6 V to 5.5 V single supply, enabling direct interface with 1.8/2.5/3.3 V peripherals |
| Power Consumption | 66 μA/MHz active mode; 0.60 μA in STOP mode with RTC + LVD enabled |
Pinout & Package
Package: 100-pin LQFP (14 × 20 mm, 0.65 mm pitch), RoHS-compliant, industrial temperature grade (−40 to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00–P01 | General-purpose I/O / UART1 TX/RX | Primary serial interface pins with TTL buffer and programmable pull-up; support asynchronous communication at up to 32 MHz |
| P10–P15 | Multi-function serial interface group | Configurable CSI/SPI, I²C, UART channels (SCK11/SDA11/SCL11, SCK20/SCL20/SDAA0, etc.) with peripheral I/O redirection |
| P60–P61 | I²C interface (SCLA0/SDAA0) | Standard-mode (100 kHz) and fast-mode (400 kHz) I²C bus pins with open-drain output and internal pull-up option |
| P121–P122 | Crystal oscillator inputs (X1/X2) | Support external 32.768 kHz crystal for RTC accuracy; also accept external clock input (EXCLK) |
| P137 | External reset input (INTP0) | Active-low reset pin with Schmitt trigger input; can be used as general-purpose interrupt source when not configured as reset |
| REGC | Regulator bypass capacitor terminal | Must connect 0.47–1 μF capacitor to VSS to stabilize internal voltage regulator for low-noise operation |
| VDD / VSS | Power supply / Ground | Single 1.6–5.5 V supply; multiple VDD/VSS pairs ensure noise immunity and stable core/peripheral operation |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power STOP mode | 0.60 μA current draw with RTC and LVD active-enables multi-year battery life in metering and sensor nodes |
| Background data flash rewrite (BGO) | Execute code from flash while updating data flash-enables seamless firmware parameter updates without system interruption |
| Real-time clock with calendar | 99-year calendar, alarm, and clock correction functions-eliminates need for external RTC IC in time-stamped logging systems |
| Peripheral I/O redirection | Assign alternate functions (e.g., UART, CSI) to multiple pin groups via PIOR0/PIOR1 registers-improves PCB layout flexibility |
| On-chip debug interface | Fully compliant with Renesas E2 emulator; supports flash programming, breakpoint, and trace without external JTAG adapter |
| Dual 8-bit DAC with real-time output | Simultaneous analog output on two channels with software-controlled timing-supports closed-loop control and waveform generation |
Applications
| Industrial Sensor Node | Smart Energy Meter |
|---|---|
|
Use Scenario: Battery-powered environmental sensor collecting temperature, humidity, and pressure data every 10 seconds. IC Role / Device Role / Timing Role: Main controller executing sensor polling, ADC conversion, RTC timestamping, and LoRaWAN packet assembly. Use Value: 0.60 μA STOP mode extends 2× AA battery life beyond 5 years; BGO enables over-the-air calibration updates without interrupting measurement cycles. |
Use Scenario: DIN-rail mounted electricity meter performing real-time energy calculation, tamper detection, and secure data logging. IC Role / Device Role / Timing Role: System-on-chip managing metrology ADC sampling, RTC-based billing intervals, and secure flash storage of consumption history. Use Value: 256 KB flash stores encryption keys, firmware, and 30-day log data; dual DAC outputs drive analog meter displays and test signals. |
| Programmable Logic Controller (PLC) I/O Module | Factory Automation HMI Controller |
|
Use Scenario: Compact remote I/O module converting 4–20 mA field signals to Modbus RTU over RS-485. IC Role / Device Role / Timing Role: Signal conditioner, protocol stack processor, and isolated communication controller with precise timing for deterministic response. Use Value: 52-channel GPIO supports configurable digital I/O and PWM outputs; 12-bit ADC provides 0.1% full-scale accuracy for analog input conditioning. |
Use Scenario: Touch-enabled operator panel displaying machine status, alarms, and production KPIs using local graphics rendering. IC Role / Device Role / Timing Role: Display controller interfacing with SPI TFT LCD, managing touch input, and buffering graphics data in RAM. Use Value: 24 KB RAM accommodates frame buffer and GUI assets; 44 DMIPS performance ensures smooth 60 Hz UI refresh with minimal latency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104PJGFA#X0 | Same 100-pin LQFP package and 256 KB flash, but rated for −40 to +105°C (G-grade industrial) | Required for high-temperature environments such as motor control enclosures or under-hood automotive auxiliary modules | Select when ambient operating temperature exceeds +85°C; otherwise identical firmware and pinout compatibility |
| R5F104MLAFA#X0 | 80-pin LQFP, 384 KB flash, 32 KB RAM-larger memory and I/O count, same core/peripherals | Suitable for more complex control tasks requiring larger code footprint or additional analog/digital resources | Choose when design requires >256 KB flash or >52 GPIO; board layout change required due to different pin count and footprint |
Compared with R5F104PJAFA#X0, the R5F104PJGFA#X0 offers extended temperature range without functional trade-offs, while the R5F104MLAFA#X0 provides higher memory and I/O scalability at the cost of package rework-making the R5F104PJAFA#X0 optimal for cost-sensitive, thermally constrained industrial edge nodes.
Availability
R5F104PJAFA#X0 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart energy meters, and factory automation I/O modules requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for R5F104PJAFA#X0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for industrial, automotive, and IoT markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive, battery-operated industrial control and sensing applications where reliability, code density, and ultra-low standby current are critical.
FAQ
What is the maximum operating frequency and corresponding power consumption of the R5F104PJAFA#X0?
The R5F104PJAFA#X0 operates at up to 32 MHz with a typical active current of 66 μA per MHz. At full speed, this yields approximately 2.1 mA total active current (VDD = 3.3 V, TA = 25°C), verified in the RL78/G14 electrical characteristics table. Its ultra-low-power STOP mode draws only 0.60 μA when RTC and LVD remain active-critical for long-life battery applications.
Does the R5F104PJAFA#X0 support in-system programming and secure firmware updates?
Yes, the R5F104PJAFA#X0 supports full in-system programming via its on-chip debug interface and includes flash shield window and block erase prohibition features for IP protection. Self-programming with boot swap functionality allows atomic firmware updates-ensuring the R5F104PJAFA#X0 remains operational even during partial write failures.
How many serial communication interfaces does the R5F104PJAFA#X0 integrate, and what protocols are supported?
The R5F104PJAFA#X0 integrates up to four UART channels (with LIN-bus support), ten I²C/simplified I²C channels, and eight CSI (SPI-compatible) channels. These are distributed across multiple pin groups and configurable via peripheral I/O redirection registers-enabling concurrent communication with sensors, displays, and host controllers without external bus expanders.
Can the R5F104PJAFA#X0 operate from a single 1.8 V supply, and what peripherals remain functional at that voltage?
Yes, the R5F104PJAFA#X0 supports operation from 1.6 V to 5.5 V, including stable 1.8 V operation. At 1.8 V, all core functions-including 32 MHz operation (via high-speed on-chip oscillator), 12-bit ADC (with internal 1.45 V reference), RTC, and all serial interfaces-remain fully functional per the RL78/G14 DC characteristics table.
What development tools and software support are available for the R5F104PJAFA#X0?
Renesas provides full toolchain support for the R5F104PJAFA#X0, including E2 emulator hardware, CS+ IDE, e² studio (Eclipse-based), and the RL78/G14-specific Firmware Integration Technology (FIT) modules. The R5F104PJAFA#X0 is also supported by Renesas' Smart Configurator for peripheral setup and auto-code generation-reducing firmware development time by up to 40%.
R5F104PJAFA#X0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RL78/G14
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 20x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104PJAFA#X0 FAQ
1.How can I place an order for R5F104PJAFA#X0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104PJAFA#X0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104PJAFA#X0 reliable?
The price and inventory of R5F104PJAFA#X0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104PJAFA#X0 is usually 5 days.
3.What payment methods are accepted for R5F104PJAFA#X0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104PJAFA#X0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104PJAFA#X0?
R5F104PJAFA#X0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104PJAFA#X0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104PJAFA#X0?
For technical support, including R5F104PJAFA#X0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104PJAFA#X0 requirements.
6.How does Aetrix verify that R5F104PJAFA#X0 is sourced from the original manufacturer or authorized distributors?
All R5F104PJAFA#X0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104PJAFA#X0 meets industry standards.
7.What is the process for return or replacement of R5F104PJAFA#X0?
All R5F104PJAFA#X0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104PJAFA#X0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104PJAFA#X0 part is unused and in its original packaging.
Return procedure for R5F104PJAFA#X0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104PJAFA#X0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

