Renesas R5F104PJAFB#10
- Part No.:
- R5F104PJAFB#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F104PJAFB#10.pdf
- Description:
- IC MCU 16BIT 256KB FLSH 100LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:717
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104PJAFB#10 from Renesas is a 100-pin LFQFP, 0.5 mm pitch, industrial-grade (G) 16-bit RL78/G14 microcontroller with 192 KB flash, 8 KB data flash, 20 KB RAM, and operation from -40°C to +105°C. It integrates a 32 MHz RL78 CPU core delivering 44 DMIPS, ultra-low power consumption (66 μA/MHz active, 0.60 μA in RTC+LVD mode), and peripherals including 12-channel 10-bit ADC, dual UART/LIN, I²C, SPI, RTC, and hardware DTC/ELC for sensor and control applications in HVAC and industrial automation.
For engineers reviewing the R5F104PJAFB#10 datasheet, R5F104PJAFB#10 pinout, R5F104PJAFB#10 application, or R5F104PJAFB#10 equivalent, key selection considerations include its 100-pin LFQFP-0.5 mm package, G-grade temperature rating, integrated LIN-capable UARTs, background data flash rewrite capability, and support for real-time clock calendar and alarm functions in resource-constrained embedded systems.
Technical Context
The R5F104PJAFB#10 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and configurable instruction timing (0.03125 µs at 32 MHz to 30.5 µs at 32.768 kHz). It supports multiply/divide/accumulate instructions and features an on-chip high-accuracy ±1.0% oscillator selectable from 1–64 MHz.
Peripherals include 12-channel 10-bit A/D converter with internal reference and temperature sensor, two 8-bit D/A outputs, up to 12× 16-bit timers (including RTC with calendar and alarm), four UART/LIN interfaces, ten I²C channels, eight CSI/SPI channels, and event-driven DMA via Data Transfer Controller (DTC) and Event Link Controller (ELC).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and 44 DMIPS @ 32 MHz |
| Flash Memory | 192 KB code flash with 1 KB block size, self-programming, and security lock |
| Data Flash | 8 KB with background operation (BGO), 1M rewrite cycles, VDD = 1.8–5.5 V |
| RAM | 20 KB on-chip SRAM for program/data execution and flash library use |
| ADC | 10-bit resolution, 20-channel input, internal 1.45 V reference and temperature sensor |
| Timers | 12× 16-bit timers (TAU/Timer RJ/RD/RG), 1× 12-bit interval timer, 1× RTC with calendar/alarm |
| Serial Interfaces | 4× UART/LIN, 10× I²C/simplified I²C, 8× CSI/SPI, all configurable via peripheral I/O redirection |
| Power & Temp | 1.6–5.5 V supply; -40°C to +105°C operating range (G-grade industrial) |
Pinout & Package
Package: 100-pin LFQFP, 14 mm × 14 mm, 0.5 mm pitch, exposed thermal pad (PLQP0100KB-B code). Pin count and pitch match standard JEDEC LFQFP-100 footprint with 0.5 mm lead spacing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P121 / X1 | Crystal input | Connects to 32.768 kHz crystal for RTC and low-power subsystem clock |
| P122 / X2 / EXCLK | Crystal output / external clock input | Drives 32.768 kHz crystal; also accepts external clock signal for system timing |
| RESET | Active-low reset input | Asynchronous reset with internal pull-up; triggers full system initialization |
| REGC | Regulator capacitor terminal | Requires 0.47–1 µF capacitor to VSS for internal voltage regulator stability |
| P137 / INTP0 | Interrupt input 0 | Dedicated edge-triggered interrupt pin with priority level control |
| P00 / TI00 / TxD1 | Timer input / UART1 transmit | Configurable as capture input or UART1 TX; supports TTL-level serial communication |
| P01 / TO00 / RxD1 | Timer output / UART1 receive | Configurable as PWM output or UART1 RX; enables full-duplex UART1 interface |
| P50 / INTP1 / SI00 / RxD0 | Interrupt / SPI input / UART0 receive | Multi-function pin supporting interrupt trigger, SPI data input, or UART0 RX |
| P51 / INTP2 / SO00 / TxD0 | Interrupt / SPI output / UART0 transmit | Multi-function pin supporting interrupt trigger, SPI data output, or UART0 TX |
| P147 / ANI18 / VCOUT1 | Analog input / comparator output | Supports analog sensing or comparator output for voltage monitoring circuits |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power HALT/STOP/SNOOZE modes | Enables battery-powered operation with 0.60 μA RTC+LVD retention current |
| Background data flash rewrite (BGO) | Allows concurrent program execution and non-volatile parameter updates without interruption |
| Event Link Controller (ELC) | Links 19–26 peripheral events directly to functions (e.g., ADC start on timer match), reducing CPU overhead |
| Peripheral I/O redirection registers | Enables flexible pin assignment for UART, SPI, I²C, and timers without PCB redesign |
| On-chip LIN transceiver support | UART channels implement LIN 2.2 protocol with automatic sync-break detection and checksum handling |
| Real-time clock with calendar | Tracks time across 99 years with alarm, periodic interrupt, and clock correction functions |
Applications
| Smart Thermostat Control | Industrial Motor Drive Interface |
|---|---|
Use Scenario: Embedded HVAC controller managing temperature setpoints, fan speed, and valve actuation via local sensors and remote commands. IC Role / Device Role / Timing Role: Main system MCU executing PID loop, interpreting I²C sensor data, driving PWM fans, and communicating via LIN to zone controllers. Use Value: Integrated LIN-capable UARTs and 20-channel 10-bit ADC enable direct connection to thermistors, humidity sensors, and motor drivers without external level shifters or interface ICs. | Use Scenario: Field-oriented control (FOC) interface board translating MCU commands into gate-driver signals for 3-phase inverters. IC Role / Device Role / Timing Role: Real-time motion controller coordinating ADC sampling, PWM generation, fault monitoring, and CAN/LIN feedback reporting. Use Value: ELC-triggered ADC sampling synchronized to PWM edges ensures precise current measurement timing, while 44 DMIPS headroom supports complex FOC math in firmware. |
| Energy Metering Node | Programmable Logic Controller (PLC) I/O Module |
Use Scenario: DIN-rail mounted sub-meter collecting voltage/current waveforms and calculating kWh, THD, and demand peaks. IC Role / Device Role / Timing Role: High-precision data acquisition MCU with simultaneous multi-channel sampling, RTC timestamping, and secure flash storage of metering logs. Use Value: 10-bit ADC with internal reference and temperature sensor provides stable metrology-grade readings across -40°C to +105°C ambient without external calibration components. | Use Scenario: Modular digital I/O expansion unit accepting discrete inputs/outputs and communicating status over industrial fieldbus. IC Role / Device Role / Timing Role: Deterministic I/O manager using DTC to offload GPIO polling and UART messaging, freeing CPU for diagnostics and watchdog supervision. Use Value: DTC-based GPIO-to-UART data transfer eliminates CPU polling loops, enabling guaranteed <100 µs response to input state changes in safety-critical PLC backplanes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104PJGFB#10 | G-grade (−40°C to +105°C) variant with identical flash/RAM/peripherals but different packaging specification (#GFB vs #10 tray) | Same industrial temperature and functional scope; differs only in tape-and-reel vs tray packaging | Select #GFB for automated SMT assembly requiring embossed tape; #10 is tray-packaged for manual or semi-automated placement |
| R5F104PHAFB#10 | 100-pin LFQFP variant with 128 KB flash, 8 KB data flash, 16 KB RAM - reduced memory and RAM vs R5F104PJAFB#10 | Suitable for simpler control tasks where 192 KB flash and 20 KB RAM are not required; lower BOM cost | Choose when application firmware fits within 128 KB and runtime data needs ≤16 KB RAM; retains same peripheral set and temperature grade |
Compared with R5F104PJAFB#10, R5F104PJGFB#10 offers identical electrical and thermal performance in tape format, while R5F104PHAFB#10 reduces memory resources by 33% flash and 20% RAM-enabling cost-sensitive designs where feature set remains unchanged.
Availability
R5F104PJAFB#10 is available at Aetrix Electronics and suitable for industrial motor drives, smart energy meters, HVAC controllers, and programmable logic controller I/O modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F104PJAFB#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive, high-reliability industrial and consumer control applications requiring extended temperature operation and integrated analog peripherals.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104PJAFB#10?
The R5F104PJAFB#10 operates at up to 32 MHz with its RL78 CPU core, delivering 44 DMIPS performance. This metric is measured under standard conditions per Renesas' published benchmarks and reflects integer instruction throughput with cache disabled. The R5F104PJAFB#10 achieves this performance while maintaining ultra-low power consumption of 66 μA per MHz in active mode.
Does the R5F104PJAFB#10 support LIN bus communication, and which UART channels provide it?
Yes, the R5F104PJAFB#10 supports LIN 2.2 protocol on its UART channels. Specifically, UART0 (P50/P51), UART1 (P00/P01), UART2 (P13/P14), and UART3 (P15/P16) all include LIN functionality with automatic sync-break detection, checksum generation/verification, and slave node response handling. The R5F104PJAFB#10 requires no external transceiver for basic LIN node implementation.
What are the memory resources allocated to the R5F104PJAFB#10, and how is data flash used in firmware design?
The R5F104PJAFB#10 includes 192 KB code flash, 8 KB data flash, and 20 KB RAM. Data flash is used for non-volatile parameter storage (e.g., calibration values, device configuration) and supports background operation (BGO), allowing program execution from code flash while rewriting data flash. The R5F104PJAFB#10's flash library reserves RAM starting at address F9F00H for self-programming operations.
What is the operating temperature range and qualification grade for the R5F104PJAFB#10?
The R5F104PJAFB#10 is qualified for industrial applications with an operating ambient temperature range of −40°C to +105°C, designated by the 'G' suffix in its part number. This grade meets industrial reliability standards and is validated for continuous operation across the full range with specified electrical parameters, including ADC accuracy, oscillator stability, and flash endurance.
How does the Event Link Controller (ELC) enhance real-time performance in the R5F104PJAFB#10?
The ELC in the R5F104PJAFB#10 enables hardware-level linking of 19–26 peripheral events (e.g., timer overflow, ADC conversion complete) to target functions (e.g., start ADC scan, trigger DAC update) without CPU intervention. This reduces interrupt latency and CPU loading, allowing deterministic sub-microsecond response times. In the R5F104PJAFB#10, ELC is essential for time-critical sensor acquisition and motor control synchronization.
R5F104PJAFB#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 20x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104PJAFB#10 FAQ
1.How can I place an order for R5F104PJAFB#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104PJAFB#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104PJAFB#10 reliable?
The price and inventory of R5F104PJAFB#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104PJAFB#10 is usually 5 days.
3.What payment methods are accepted for R5F104PJAFB#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104PJAFB#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104PJAFB#10?
R5F104PJAFB#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104PJAFB#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104PJAFB#10?
For technical support, including R5F104PJAFB#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104PJAFB#10 requirements.
6.How does Aetrix verify that R5F104PJAFB#10 is sourced from the original manufacturer or authorized distributors?
All R5F104PJAFB#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104PJAFB#10 meets industry standards.
7.What is the process for return or replacement of R5F104PJAFB#10?
All R5F104PJAFB#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104PJAFB#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104PJAFB#10 part is unused and in its original packaging.
Return procedure for R5F104PJAFB#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104PJAFB#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

