Renesas R5F104PKAFB#10
- Part No.:
- R5F104PKAFB#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F104PKAFB#10.pdf
- Description:
- IC MCU 16BIT 384KB FLSH 100LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,819
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104PKAFB#10 from Renesas is a 100-pin LFQFP (0.5 mm pitch), industrial-grade RL78/G14 16-bit microcontroller with 256 KB flash, 24 KB RAM, and 8 KB data flash, operating from 1.6–5.5 V at -40 to +105°C. It delivers 44 DMIPS at 32 MHz, features ultra-low power consumption (66 μA/MHz active, 0.60 μA in RTC+LVD mode), and integrates 12-bit ADC (16 channels), UART/LIN (4 channels), I²C (10 channels), and 12-channel 16-bit TAU timers for embedded control in motor drives and sensor nodes.
For engineers reviewing the R5F104PKAFB#10 datasheet, R5F104PKAFB#10 pinout, R5F104PKAFB#10 application, or R5F104PKAFB#10 equivalent, key selection considerations include its G-grade temperature rating, LFQFP-100 package with 0.5 mm pitch, integrated event link controller (ELC) for peripheral synchronization, background data flash rewriting (BGO), and hardware DTC for zero-CPU-load data transfers - all critical for real-time industrial firmware design.
Technical Context
The R5F104PKAFB#10 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 µs (32 MHz high-speed mode) to 30.5 µs (32.768 kHz ultra-low-power mode). It includes on-chip high-accuracy ±1.0% oscillator (1–64 MHz selectable) and dedicated low-speed oscillator for watchdog timer operation.
Peripheral integration centers on deterministic real-time control: Event Link Controller (ELC) enables direct hardware linking of 26 event sources to peripherals without CPU intervention; Data Transfer Controller (DTC) supports block, repeat, and chain transfer modes triggered by interrupts; and Real-Time Clock (RTC) provides calendar support up to 99 years with alarm and clock correction functions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and multiply/accumulate instructions |
| Max Operating Frequency | 32 MHz (44 DMIPS), with programmable high-speed on-chip oscillator (±1.0% accuracy) |
| Memory | 256 KB code flash (1 KB blocks), 24 KB RAM, 8 KB data flash with 1M rewrite cycles and background operation (BGO) |
| Power Consumption | 66 μA/MHz active current; 0.60 μA in STOP mode with RTC + LVD enabled |
| Analog Peripherals | 12-bit A/D converter (16 input channels, internal 1.45 V reference, temperature sensor), 8-bit D/A (2 channels, 0–VDD output) |
| Digital Interfaces | 4 × UART/LIN, 10 × I²C/simplified I²C, 3–8 × CSI (SPI-compatible), 12 × 16-bit timer channels (TAU/Timer RJ/RD/RG) |
| Operating Range | 1.6–5.5 V supply voltage; -40 to +105°C ambient (G-grade industrial qualification) |
Pinout & Package
Package: 100-pin LFQFP, 14 × 14 mm body, 0.5 mm pitch, exposed thermal pad (recommended to connect to VSS).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P121 / X1 | Crystal input | Connects to external 32.768 kHz crystal for RTC or low-power subsystem clock |
| P122 / X2 / EXCLK | Crystal output / external clock input | Drives crystal resonator or accepts external clock source up to 20 MHz |
| P137 / INTP0 | Interrupt input | Edge-triggered priority interrupt source, configurable as wake-up from STOP/HALT modes |
| P60 / SCLA0 | I²C clock line | Open-drain output/input for I²C bus 0 clock; supports standard/fast-mode (100/400 kHz) |
| P61 / SDAA0 | I²C data line | Open-drain output/input for I²C bus 0 data; supports arbitration and clock stretching |
| P147 / ANI18 / VCOUT1 | Analog input / comparator output | 18th ADC channel input or VCOUT1 comparator output; shares pin with analog function |
| REGC | Regulator bypass capacitor | Must be connected to VSS via 0.47–1 µF capacitor for internal voltage regulator stability |
Key Features
| Feature | Design Value |
|---|---|
| SNOOZE mode operation | Permits selective peripheral activation (e.g., ADC, UART) while CPU remains halted - reduces system power without full wake-up latency |
| Event Link Controller (ELC) | Hardware-based peripheral triggering eliminates CPU polling/interrupt overhead; links 26 event sources (e.g., timer overflow, ADC end-of-conversion) directly to target peripherals |
| Data Transfer Controller (DTC) | Enables autonomous memory-to-peripheral and memory-to-memory transfers using interrupt triggers - frees CPU for computation during DMA-like operations |
| Background Operation (BGO) | Allows full program execution from flash while simultaneously rewriting data flash memory - enables seamless firmware parameter updates without halting application logic |
| On-chip debug interface | Fully compliant with Renesas E2/E2 Lite debuggers; supports real-time trace, breakpoints, and flash programming via single-wire SWD interface |
Applications
| Industrial Motor Control | Smart Sensor Node |
|---|---|
Use Scenario: Closed-loop BLDC motor control in HVAC blowers and pump drives requiring precise timing, analog sensing, and LIN communication. IC Role / Device Role / Timing Role: Main system controller executing FOC algorithms, sampling current/voltage via 12-bit ADC, generating PWM via TAU timers, and communicating status over LIN bus. Use Value: Integrated ELC synchronizes ADC sampling with PWM dead-time, eliminating jitter; 0.60 μA STOP mode extends battery life in maintenance-free field devices. |
Use Scenario: Battery-powered environmental sensor hub aggregating temperature, humidity, and CO₂ data for building automation systems. IC Role / Device Role / Timing Role: Low-power host MCU managing multi-sensor I²C reads, local data logging to data flash, and wireless gateway handoff via UART. Use Value: BGO enables continuous sensor data storage during active measurement; RTC calendar with alarm wakes MCU only for scheduled readings - extending 10-year battery life. |
| Automated Test Equipment | Industrial PLC I/O Module |
Use Scenario: Portable handheld tester for verifying analog signal chains and digital I/O integrity in factory-floor instrumentation. IC Role / Device Role / Timing Role: Precision signal generator and analyzer using DAC outputs, ADC inputs, and high-resolution timer capture for delay/phase measurement. Use Value: On-chip 1.45 V reference ensures stable ADC/DAC accuracy across temperature; 44 DMIPS handles real-time FFT processing of sampled waveforms. |
Use Scenario: DIN-rail mounted digital I/O expansion module interfacing with main PLC CPU via RS-485 or CAN. IC Role / Device Role / Timing Role: Dedicated I/O management unit handling opto-isolated inputs/outputs, watchdog supervision, and protocol translation (Modbus RTU over UART). Use Value: G-grade (-40 to +105°C) operation ensures reliability in uncooled enclosures; multiple UART channels support simultaneous diagnostics and fieldbus communication. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104PLAFB#10 | Same 100-pin LFQFP package, identical peripherals, but 384 KB flash / 32 KB RAM / 8 KB data flash | Required where larger firmware image size or extended data logging capacity is needed | Select when future firmware growth or dual-bank boot swapping is mandated |
| R5F104PJAFB#10 | Same 100-pin LFQFP package, but 192 KB flash / 20 KB RAM / 8 KB data flash; otherwise identical peripheral set and timing specs | Suitable for cost-optimized designs with smaller code footprint and reduced RAM usage | Choose for legacy firmware porting or applications with <200 KB code size and <16 KB runtime heap |
Compared with R5F104PLAFB#10 and R5F104PJAFB#10, the R5F104PKAFB#10 offers optimal balance of flash (256 KB), RAM (24 KB), and industrial temperature range - making it ideal for new designs targeting mid-complexity real-time control without over-provisioning memory or under-specifying thermal margin.
Availability
R5F104PKAFB#10 is available at Aetrix Electronics and suitable for industrial motor control, smart sensor nodes, automated test equipment, and PLC I/O modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F104PKAFB#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive, energy-constrained industrial and consumer applications requiring robust real-time performance and long-term supply assurance.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104PKAFB#10?
The R5F104PKAFB#10 operates at a maximum frequency of 32 MHz, delivering 44 DMIPS (Dhrystone MIPS) performance. This is achieved using the on-chip high-speed oscillator, which supports ±1.0% accuracy across 1.8–5.5 V and -40 to +105°C. The RL78 CPU core's 3-stage pipeline and optimized instruction set enable consistent throughput for real-time control tasks in the R5F104PKAFB#10.
Does the R5F104PKAFB#10 support background data flash rewriting (BGO), and what is the rated endurance?
Yes, the R5F104PKAFB#10 supports Background Operation (BGO) for data flash, allowing program execution from code flash while simultaneously rewriting data flash memory. Its data flash endurance is rated at 1,000,000 write/erase cycles (typical), with operation supported across the full 1.8–5.5 V supply range - enabling reliable parameter storage and firmware update staging in the R5F104PKAFB#10.
What package type and pin count does the R5F104PKAFB#10 use, and is thermal pad connection required?
The R5F104PKAFB#10 uses a 100-pin LFQFP package (14 × 14 mm body, 0.5 mm pitch) with an exposed thermal pad. While not strictly mandatory, Renesas recommends connecting the thermal pad to VSS for improved thermal dissipation and regulator stability - especially under sustained 32 MHz operation or ambient temperatures approaching +105°C in the R5F104PKAFB#10.
How many UART/LIN channels does the R5F104PKAFB#10 integrate, and are they hardware-LIN compliant?
The R5F104PKAFB#10 integrates four UART channels, each supporting LIN 2.0/2.1/2.2 protocol via built-in LIN break detection, sync field generation, and checksum calculation. All four UARTs are fully hardware-accelerated for LIN bus communication - eliminating bit-banging overhead and ensuring precise timing compliance for automotive and industrial sub-networks in the R5F104PKAFB#10.
What is the operating temperature grade of the R5F104PKAFB#10, and how does it impact industrial deployment?
The R5F104PKAFB#10 carries the 'G' grade designation, specifying operation from -40 to +105°C ambient temperature. This qualifies it for demanding industrial environments such as motor drives, PLC modules, and outdoor sensor enclosures where passive cooling or wide ambient swings occur - ensuring functional reliability without derating or forced airflow in the R5F104PKAFB#10.
R5F104PKAFB#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 20x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104PKAFB#10 FAQ
1.How can I place an order for R5F104PKAFB#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104PKAFB#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104PKAFB#10 reliable?
The price and inventory of R5F104PKAFB#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104PKAFB#10 is usually 5 days.
3.What payment methods are accepted for R5F104PKAFB#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104PKAFB#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104PKAFB#10?
R5F104PKAFB#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104PKAFB#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104PKAFB#10?
For technical support, including R5F104PKAFB#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104PKAFB#10 requirements.
6.How does Aetrix verify that R5F104PKAFB#10 is sourced from the original manufacturer or authorized distributors?
All R5F104PKAFB#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104PKAFB#10 meets industry standards.
7.What is the process for return or replacement of R5F104PKAFB#10?
All R5F104PKAFB#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104PKAFB#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104PKAFB#10 part is unused and in its original packaging.
Return procedure for R5F104PKAFB#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104PKAFB#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

