Renesas R5F104PLAFA#30
- Part No.:
- R5F104PLAFA#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F104PLAFA#30.pdf
- Description:
- IC MCU 16BIT 512KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:360
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104PLAFA#30 from Renesas is a 100-pin LQFP-0.65 mm pitch, industrial-grade (TA = −40 to +85°C) RL78/G14 16-bit MCU with 384 KB flash, 8 KB data flash, 32 KB RAM, 48-channel I/O, and integrated peripherals including 12-bit RTC, 10-bit ADC (19 channels), UART/LIN ×4, CSI ×6, I²C ×4, 16-bit timers ×10, and ultra-low-power operation (66 μA/MHz active, 0.60 μA in RTC+LVD mode). It targets embedded control in HVAC, motor drives, and smart appliances.
For engineers reviewing the R5F104PLAFA#30 datasheet, R5F104PLAFA#30 pinout, R5F104PLAFA#30 application, or R5F104PLAFA#30 equivalent, key selection criteria include its 384 KB code flash capacity, 100-pin LQFP package with 0.65 mm pitch, −40 to +85°C industrial temperature rating, and support for background data flash rewriting (BGO) and event-link controller (ELC) for deterministic peripheral triggering.
Technical Context
The R5F104PLAFA#30 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and configurable instruction timing (0.03125 µs min @ 32 MHz to 30.5 µs @ 32.768 kHz). It integrates a Data Transfer Controller (DTC) supporting normal, repeat, and block transfer modes triggered by 19–26 event sources via the Event Link Controller (ELC).
Its power architecture includes HALT, STOP, and SNOOZE low-power modes, on-chip POR and 14-level LVD, and a high-accuracy ±1.0% on-chip oscillator (1–64 MHz). The peripheral set includes dual 10-bit ADC units with internal reference (1.45 V) and temperature sensor, plus two 8-bit DAC channels with real-time output capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and multiply/divide/accumulate instructions |
| Flash Memory | 384 KB code flash with 1 KB block size, self-programming, boot swapping, and flash shield window |
| Data Flash | 8 KB with background operation (BGO), 1,000,000 rewrite cycles, VDD = 1.8–5.5 V programming |
| RAM | 32 KB on-chip RAM, including dedicated areas for flash library use (start address F3F00H) |
| Operating Voltage | 1.6–5.5 V single supply, enabling direct interface with 1.8/2.5/3.0 V logic systems |
| Temperature Range | −40 to +85°C (industrial D-grade), qualified per AEC-Q100 Class 2 for extended reliability |
| Low-Power Modes | HALT (66 μA/MHz), STOP (0.60 μA with RTC+LVD only), SNOOZE (fast wake-up with peripheral operation) |
Pinout & Package
Package: 100-pin LQFP, 14 × 20 mm body, 0.65 mm pitch, exposed pad not present (standard plastic LQFP).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00–P01 | General-purpose I/O / Analog input (ANI16–17) | Support TTL input buffer, N-ch open drain, on-chip pull-up; used for UART1 TX/RX or timer I/O |
| P10–P15 | Multi-function serial I/O (SCK11/SI11/SDA11/SO20/SI20/SCL20) | Configurable CSI, UART, I²C, and LIN interfaces; enables concurrent multi-protocol communication |
| P121–P122 | Crystal oscillator inputs (X1/X2) | Supports external 32.768 kHz crystal for RTC accuracy or 1–20 MHz for main clock |
| P137 | Interrupt input (INTP0) | Dedicated edge-triggered interrupt pin for system wake-up or fault detection |
| RESET | Active-low reset input | Accepts external reset signal; internally synchronized to avoid metastability |
| VDD / VSS | Power supply pins | Separate analog/digital VDD/VSS pairs ensure noise isolation for ADC/DAC operation |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | Links 19–26 peripheral events directly to functions (e.g., ADC trigger → DMA transfer), eliminating CPU overhead and jitter |
| Background Operation (BGO) | Executes code from flash while rewriting data flash-enables firmware updates without halting real-time control |
| Real-time Clock (RTC) | Calendar function (99-year range), alarm, and clock correction; operates independently in STOP mode with 0.60 μA current draw |
| Peripheral I/O Redirection | Dynamic remapping of up to 16 peripheral functions to alternate pins via PIO registers-simplifies PCB layout and design reuse |
| On-chip Voltage Detector (LVD) | 14 programmable threshold levels (1.6–4.2 V); selectable interrupt or reset action for brown-out protection |
Applications
| Smart Thermostats | Industrial Motor Controllers |
|---|---|
Use Scenario: Standalone HVAC control unit with temperature/humidity sensing, display, relay drivers, and wireless comms. IC Role / Device Role / Timing Role: Main system controller managing sensor acquisition (ADC), actuator PWM (TAU), real-time scheduling (RTC), and protocol stacks (UART/LIN). Use Value: 384 KB flash accommodates full RTOS + application + OTA update image; BGO enables seamless field firmware upgrades without service interruption. | Use Scenario: Closed-loop BLDC motor drive with Hall/encoder feedback, current sensing, and safety monitoring. IC Role / Device Role / Timing Role: Real-time motion controller executing FOC algorithms, generating 3-phase PWM (TAU), sampling current (ADC), and enforcing safety limits (LVD/INTP). Use Value: ELC synchronizes ADC sampling with PWM center-aligned triggers; 10 16-bit timers provide independent channel control for gate drivers and commutation logic. |
| White Goods Control Boards | Programmable Power Supplies |
Use Scenario: Washing machine main board handling user interface, water level/temperature sensing, pump/motor control, and energy metering. IC Role / Device Role / Timing Role: Central MCU coordinating multi-sensor fusion (ADC ×19), buzzer/audio (PCLBUZ), motor sequencing (TO0x/TI0x), and LIN communication to sub-modules. Use Value: Dual 8-bit DAC outputs drive analog front-end biasing or LED dimming; 48-channel I/O supports direct connection to buttons, LEDs, relays, and sensors-reducing BOM count. | Use Scenario: Digital-controlled AC/DC or DC/DC converter requiring precise voltage/current regulation, fault logging, and remote configuration. IC Role / Device Role / Timing Role: Digital power controller performing PID loop execution (multiply-accumulate), ADC-based feedback sampling, DAC-based reference generation, and CAN/UART telemetry. Use Value: 66 μA/MHz active current extends thermal headroom in enclosed enclosures; STOP-mode RTC maintains time-stamped fault logs during standby. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104MLAFA#30 | 80-pin LQFP, 384 KB flash, 32 KB RAM, same core/peripherals but fewer I/O (32 vs. 48) and no VCOUT/ANO channels | Suitable for space-constrained designs where I/O count and analog output capability are reduced | Select when PCB footprint and peripheral count allow reduction; retains identical flash/RAM and low-power profile |
| R5F104PKAFA#30 | 100-pin LFQFP (0.5 mm pitch), 384 KB flash, 32 KB RAM, identical feature set but different mechanical footprint and thermal performance | Preferred for high-volume automated assembly with finer-pitch reflow profiles and improved thermal dissipation | Choose for production scalability and thermal management; requires PCB redesign due to 0.5 mm vs. 0.65 mm pitch |
Compared with R5F104MLAFA#30 and R5F104PKAFA#30, the R5F104PLAFA#30 uniquely delivers 48-channel I/O and VCOUT/ANO analog outputs in a 0.65 mm pitch LQFP package-enabling higher integration density without fine-pitch assembly constraints or I/O trade-offs.
Availability
R5F104PLAFA#30 is available at Aetrix Electronics and suitable for industrial motor control, smart appliance development, and programmable power supply design requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F104PLAFA#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and thermally constrained embedded systems requiring rich analog integration and deterministic real-time response.
FAQ
What is the maximum operating frequency and instruction throughput of the R5F104PLAFA#30?
The R5F104PLAFA#30 operates at up to 32 MHz with a peak performance of 44 DMIPS. Its RL78 CPU core achieves a minimum instruction execution time of 0.03125 µs at 32 MHz using the high-speed on-chip oscillator. The CISC architecture with 3-stage pipeline and hardware multiply/divide ensures deterministic timing for real-time control loops. This performance level is confirmed in the R01DS0053EJ0370 datasheet Section 1.1.
Does the R5F104PLAFA#30 support in-system programming and secure firmware updates?
Yes, the R5F104PLAFA#30 supports full in-system programming via on-chip debug interface and includes flash shield window, block erase prohibition, and boot swapping for secure firmware updates. Self-programming is enabled with dedicated RAM usage (start address F3F00H) and operates across the full VDD range (1.8–5.5 V). These features are documented in Section 1.1 "Code Flash Memory" of the R01DS0053EJ0370 datasheet.
How many analog-to-digital converter (ADC) channels does the R5F104PLAFA#30 provide, and what resolution and reference options are available?
The R5F104PLAFA#30 integrates a 10-bit successive-approximation ADC with 19 analog input channels (ANI0–ANI19), internal 1.45 V reference voltage, and temperature sensor. It supports single- or continuous-conversion modes and operates across the full 1.6–5.5 V supply range. Channel selection and timing are fully configurable via dedicated registers, as specified in Section 1.1 "A/D Converter" of the R01DS0053EJ0370 datasheet.
What low-power modes are available on the R5F104PLAFA#30, and what is the typical current consumption in each?
The R5F104PLAFA#30 offers HALT (66 μA/MHz), STOP (0.60 μA with RTC + LVD active), and SNOOZE modes. In STOP mode, only the RTC and LVD remain operational-enabling calendar timekeeping and brown-out detection while minimizing power. All modes retain RAM content and support fast wake-up via interrupts. These values are measured at VDD = 3.0 V, TA = 25°C, and published in Section 1.1 "Ultra-Low Power Consumption Technology" of R01DS0053EJ0370.
Is the R5F104PLAFA#30 pin-compatible with other RL78/G14 variants such as R5F104MLAFA#30 or R5F104PKAFA#30?
No, the R5F104PLAFA#30 is not pin-compatible with R5F104MLAFA#30 (80-pin LQFP) or R5F104PKAFA#30 (100-pin LFQFP). While all share the RL78/G14 core and peripheral IP, they differ in package type (LQFP-0.65 mm vs. LQFP-0.65 mm vs. LFQFP-0.5 mm), pin count (100 vs. 80 vs. 100), and pin assignment. The R5F104PLAFA#30 uses PLQP0100JC-A code and requires its specific 100-pin LQFP-0.65 mm footprint.
R5F104PLAFA#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 20x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104PLAFA#30 FAQ
1.How can I place an order for R5F104PLAFA#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104PLAFA#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104PLAFA#30 reliable?
The price and inventory of R5F104PLAFA#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104PLAFA#30 is usually 5 days.
3.What payment methods are accepted for R5F104PLAFA#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104PLAFA#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104PLAFA#30?
R5F104PLAFA#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104PLAFA#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104PLAFA#30?
For technical support, including R5F104PLAFA#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104PLAFA#30 requirements.
6.How does Aetrix verify that R5F104PLAFA#30 is sourced from the original manufacturer or authorized distributors?
All R5F104PLAFA#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104PLAFA#30 meets industry standards.
7.What is the process for return or replacement of R5F104PLAFA#30?
All R5F104PLAFA#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104PLAFA#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104PLAFA#30 part is unused and in its original packaging.
Return procedure for R5F104PLAFA#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104PLAFA#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

