Renesas R5F104PLGFA#70
- Part No.:
- R5F104PLGFA#70
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F104PLGFA#70.pdf
- Description:
- 16-BIT GENERAL MCU RL78/G14 512K
- Quantity:
- Payment:

- Shipping:

Inventory:2,661
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104PLGFA#70 from Renesas is a 100-pin LFQFP, 0.5 mm pitch, industrial-grade (−40°C to +105°C) RL78/G14 16-bit MCU with 384 KB flash, 8 KB data flash, 32 KB RAM, and integrated peripherals including 12-channel 10-bit ADC, dual UART/LIN, I²C, SPI, RTC, and ultra-low-power operation (0.60 μA in STOP mode). It targets embedded control in motor drives and industrial HMI.
For engineers reviewing the R5F104PLGFA#70 datasheet, R5F104PLGFA#70 pinout, R5F104PLGFA#70 application, or R5F104PLGFA#70 equivalent, key selection criteria include its 100-pin LFQFP-0.5 mm package, G-grade temperature rating, 384 KB code flash capacity, integrated event link controller (ELC), and support for background data flash rewriting with BGO.
Technical Context
The R5F104PLGFA#70 implements the RL78 CPU core with 3-stage pipeline, supporting instruction execution times from 0.03125 µs (32 MHz) to 30.5 µs (32.768 kHz), and includes multiply/divide/accumulate instructions. Its memory subsystem integrates 384 KB on-chip flash with 1 KB block erase, 8 KB data flash with 1M rewrite endurance, and 32 KB RAM.
Peripherals include an Event Link Controller (ELC) enabling hardware-triggered peripheral chaining without CPU intervention, a Data Transfer Controller (DTC) supporting normal/repeat/block transfer modes activated by interrupts, and a real-time clock with calendar, alarm, and clock correction functions - all operating in low-power modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC with 3-stage pipeline and 44 DMIPS @ 32 MHz |
| Flash Memory | 384 KB code flash with 1 KB erase blocks and flash shield window security |
| Data Flash | 8 KB with background operation (BGO) and 1,000,000 write cycles (TYP) |
| RAM | 32 KB on-chip SRAM, including areas reserved for flash library use (F3F00H start) |
| ADC | 10-bit resolution, 20-channel input, internal 1.45 V reference and temperature sensor |
| Power Modes | HALT (66 μA/MHz), STOP (0.60 μA with RTC+LVD active), SNOOZE |
| Operating Voltage | 1.6 V to 5.5 V single supply, enabling direct interface with 1.8/2.5/3.3 V logic |
| Temperature Range | −40°C to +105°C (G-grade industrial qualification) |
Pinout & Package
Package: 100-pin LFQFP, 14 × 14 mm body, 0.5 mm pitch, exposed thermal pad (recommended to connect to VSS).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P1–P100 | Multi-function I/O ports | Configurable as digital I/O, analog inputs (ANI0–ANI19), UART/SPI/I²C interfaces, timers, or interrupt sources; supports N-ch open drain, TTL input, pull-up resistor |
| RESET | Active-low reset input | Asynchronous reset signal; triggers POR/LVD-initiated reset when asserted |
| VDD / VSS | Power supply pins | Single 1.6–5.5 V supply; multiple VDD/VSS pairs ensure noise immunity and stable core/peripheral operation |
| X1 / X2 | Crystal oscillator inputs | Supports 32.768 kHz crystal for RTC or high-speed crystals up to 20 MHz for main system clock |
| REGC | Regulator capacitor terminal | Must be connected to VSS via 0.47–1 µF capacitor to stabilize on-chip voltage regulator output |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | Enables hardware-level peripheral triggering (e.g., timer overflow → ADC start) without CPU overhead or interrupt latency |
| Background Operation (BGO) | Allows full CPU execution from program memory while data flash is being rewritten - critical for firmware updates in field-deployed systems |
| Ultra-Low-Power STOP Mode | 0.60 μA current draw with RTC and LVD active enables decade-scale battery life in metering and sensor applications |
| On-Chip Debug Support | Full debug capability via single-wire SWD interface, including flash programming and real-time variable monitoring |
| Peripheral I/O Redirection | Dynamic remapping of serial interfaces (UART/SPI/I²C) to alternate pins via PIOR0/PIOR1 registers - simplifies PCB layout reuse |
| Self-Programming with Boot Swapping | Enables safe over-the-air (OTA) firmware updates using dual-bank flash management and atomic boot vector switching |
Applications
| Industrial Motor Control | Smart Energy Metering |
|---|---|
Use Scenario: Closed-loop control of BLDC/PMSM motors in HVAC blowers and pump drives requiring precise timing, analog sensing, and communication. IC Role / Device Role / Timing Role: Main system controller executing FOC algorithms, sampling current/voltage via 10-bit ADC, generating PWM via TAU timers, and communicating via UART/LIN. Use Value: Integrated ELC synchronizes ADC sampling with PWM center-aligned edges, eliminating software jitter and improving torque ripple <1.5%. | Use Scenario: ANSI C12.22-compliant electricity meters needing long-life battery operation, tamper detection, and secure firmware updates. IC Role / Device Role / Timing Role: System-on-chip managing metrology ADC interface, RTC-based billing intervals, secure crypto acceleration, and DLMS/COSEM protocol stack. Use Value: 0.60 μA STOP mode with RTC extends primary battery life beyond 15 years; BGO enables field firmware patching without service interruption. |
| Factory Automation I/O Module | Medical Patient Monitor Front-End |
Use Scenario: DIN-rail mounted remote I/O node collecting digital inputs, analog sensor data, and driving relay outputs in PLC-connected systems. IC Role / Device Role / Timing Role: Real-time I/O aggregator with deterministic response, supporting Modbus RTU over UART and isolated CAN via external transceiver. Use Value: DTC offloads burst transfers from 20-channel ADC to RAM, freeing CPU for protocol processing - achieving <100 µs I/O scan cycle at 10 kSPS. | Use Scenario: Portable patient monitor acquiring ECG, SpO₂, and temperature with clinical-grade accuracy and low power for 8+ hour battery runtime. IC Role / Device Role / Timing Role: Signal acquisition controller interfacing medical-grade analog front-ends, performing real-time filtering, and transmitting data via UART to host MCU. Use Value: On-chip 1.45 V reference and temperature sensor enable auto-calibration of analog path drift, meeting IEC 60601-2-27 accuracy requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104MLGFB#30 | 80-pin LFQFP, 384 KB flash, 32 KB RAM, −40°C to +105°C, same core/peripherals but fewer I/O (64 vs. 82) | Suitable for space-constrained designs where 100-pin footprint is prohibitive and I/O count can be reduced | Select when board area is limited and full 100-pin I/O set is not required; shares identical flash/RAM map and toolchain compatibility |
| R5F104PKGFB#30 | 100-pin LFQFP, 256 KB flash, 24 KB RAM, −40°C to +105°C, same package and pinout but reduced memory | Applicable where firmware size remains under 256 KB and RAM usage stays below 24 KB | Choose for cost-optimized variants where application code footprint and data buffers fit within smaller memory boundaries |
Compared with R5F104PLGFA#70, R5F104MLGFB#30 reduces I/O count and package size while retaining identical memory and peripheral specs, whereas R5F104PKGFB#30 maintains pin compatibility but scales down flash and RAM - both offer drop-in replacements only in designs that do not exhaust the larger memory or I/O resources of the R5F104PLGFA#70.
Availability
R5F104PLGFA#70 is available at Aetrix Electronics and suitable for industrial motor control, smart energy metering, factory automation I/O modules, and portable medical device designs requiring stable component supply across extended product lifecycles.
Supply support for R5F104PLGFA#70 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and thermally constrained industrial applications - combining ultra-low active/standby current with rich analog and communication peripherals.
FAQ
What is the maximum operating frequency and corresponding power consumption of the R5F104PLGFA#70?
The R5F104PLGFA#70 operates up to 32 MHz with a typical active current of 66 μA per MHz at VDD = 3.3 V and TA = 25°C. At full speed, this yields ~2.1 mA total active current. Its ultra-low-power architecture also supports HALT, STOP, and SNOOZE modes - with STOP mode drawing just 0.60 μA while maintaining RTC and LVD functionality. These values are measured per R01DS0053EJ0370 Rev. 3.70 specifications.
Does the R5F104PLGFA#70 support in-system programming and secure firmware updates?
Yes, the R5F104PLGFA#70 supports full in-system programming via on-chip debug interface and includes flash shield window security to prevent unauthorized readout. It implements self-programming with boot swapping, allowing atomic firmware updates: new code is written to a secondary bank, validated, then the boot vector is atomically switched - ensuring the R5F104PLGFA#70 never boots into corrupted or partial firmware.
How many analog input channels and what ADC resolution does the R5F104PLGFA#70 provide?
The R5F104PLGFA#70 integrates a 10-bit successive approximation ADC with up to 20 analog input channels (ANI0–ANI19), configurable across multiple I/O pins. It includes an internal 1.45 V reference voltage and on-die temperature sensor, enabling accurate ratiometric measurements and thermal compensation without external components - all specified in the R5F104PLGFA#70 datasheet section 1.1 "Features".
What communication interfaces are available on the R5F104PLGFA#70, and are they pin-multiplexed?
The R5F104PLGFA#70 provides three UART/LIN channels, four to ten I²C/simplified I²C channels, and three to eight CSI (SPI-compatible) channels - all implemented as peripheral functions assignable to multiple pin groups via the Peripheral I/O Redirection Registers (PIOR0/PIOR1). This pin multiplexing allows flexible PCB layout and interface sharing without hardware redesign.
Is the R5F104PLGFA#70 qualified for industrial temperature range, and what packaging does it use?
Yes, the R5F104PLGFA#70 is rated for −40°C to +105°C (G-grade industrial qualification) and uses a 100-pin LFQFP package with 0.5 mm pitch and 14 × 14 mm body size. The part number suffix "G" denotes the extended temperature grade, and "FA" specifies the LFQFP-0.5 mm package - confirmed in Renesas ordering information Table 1-1 and R01DS0053EJ0370 Rev. 3.70.
R5F104PLGFA#70 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- LVD, POR, PWM, WDT
- Number of I/O:
- 86
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 5.5V
- Data Converters:
- A/D 20x8/10b; D/A 2x8b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104PLGFA#70 FAQ
1.How can I place an order for R5F104PLGFA#70 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104PLGFA#70 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104PLGFA#70 reliable?
The price and inventory of R5F104PLGFA#70 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104PLGFA#70 is usually 5 days.
3.What payment methods are accepted for R5F104PLGFA#70?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104PLGFA#70 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104PLGFA#70?
R5F104PLGFA#70 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104PLGFA#70 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104PLGFA#70?
For technical support, including R5F104PLGFA#70 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104PLGFA#70 requirements.
6.How does Aetrix verify that R5F104PLGFA#70 is sourced from the original manufacturer or authorized distributors?
All R5F104PLGFA#70 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104PLGFA#70 meets industry standards.
7.What is the process for return or replacement of R5F104PLGFA#70?
All R5F104PLGFA#70 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104PLGFA#70, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104PLGFA#70 part is unused and in its original packaging.
Return procedure for R5F104PLGFA#70:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104PLGFA#70 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

