Renesas R5F1054AANA#20
- Part No.:
- R5F1054AANA#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 16-WFQFN Exposed Pad
- Datasheet:
-
R5F1054AANA#20.pdf
- Description:
- IC MCU 16BIT 16KB FLASH 16WFQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,960
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F1054AANA#20 from Renesas is a 16-pin HWQFN-packaged RL78/G11 16-bit microcontroller designed for ultra-low-power general-purpose embedded control. It integrates 16 KB code flash, 2 KB data flash, 1.5 KB RAM, 8-channel 10-bit ADC, dual 8-bit DAC outputs, two comparators, PGA, and supports 24 MHz operation delivering 33 DMIPS. It targets battery-powered sensor nodes and industrial control interfaces requiring stable 1.6–5.5 V operation and -40 to +85°C ambient range.
For engineers reviewing the R5F1054AANA#20 datasheet, R5F1054AANA#20 pinout, R5F1054AANA#20 application, or R5F1054AANA#20 equivalent, key selection criteria include its 16-pin HWQFN (3 × 3 mm, 0.50-mm pitch) footprint, dual UART/I²C/CSI interfaces, on-chip LVD with 14-level programmability, STOP/HALT/SNOOZE low-power modes, and integrated clock output/buzzer controller for timing-critical peripherals.
Technical Context
The R5F1054AANA#20 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and configurable instruction execution time (0.04167 μs at 24 MHz high-speed on-chip oscillator). It features a multi-clock system with selectable high-speed (up to 24 MHz), middle-speed (4/2/1 MHz), and low-speed (15 kHz) on-chip oscillators, plus external crystal support (1–20 MHz).
Peripheral integration includes Data Transfer Controller (DTC) with 22 activation sources, Event Link Controller (ELC) supporting 16 event inputs and 4 trigger outputs, and Serial Array Unit with two CSI channels, two UART channels, and one simplified I²C channel - all configurable via peripheral I/O redirection registers (PIOR0–PIOR3).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC CPU with 3-stage pipeline and multiply/divide/accumulate instructions |
| Operating Voltage | 1.6 V to 5.5 V - enables direct interface with 1.8 V, 2.5 V, 3.0 V, and 5 V logic domains |
| Flash Memory | 16 KB code flash (1 KB block size) with self-programming, boot swap, and flash shield window |
| Data Flash | 2 KB data flash with background operation (BGO) and 1,000,000 write cycles (TYP.) |
| ADC/DAC | 10-bit ADC with 8 analog inputs; dual 8-bit DAC outputs (ANO1 and comparator channel 0) |
| Low-Power Modes | Halt (0.64 μA), Stop (0.64 μA), SNOOZE - optimized for intermittent sensing and wake-on-event |
| Package | HWQFN-16 (3 × 3 mm, 0.50-mm pitch) with exposed die pad - supports compact PCB layout and thermal dissipation |
Pinout & Package
Package: HWQFN-16 (3 × 3 mm, 0.50-mm pitch), exposed die pad connected to VSS per datasheet recommendation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P20/ANI0/AVREFP/IVREF1/SO10/TxD1 | Analog input / ADC reference (+) / comparator reference / SPI output / UART transmit | Multi-function pin enabling shared use across analog sensing, reference voltage routing, and serial communication |
| P21/ANI1/AVREFM/IVREF0 | Analog input / ADC reference (−) / comparator reference | Provides differential reference for precision ADC and comparator operation |
| P22/ANI2/PGAI/IVCMP0 | Analog input / PGA input / comparator input 0 | Direct connection path for sensor signals into programmable gain amplifier and comparator stages |
| P23/ANI3/ANO1/PGAGND | Analog input / DAC output / PGA ground | Supports analog output generation and dedicated ground return for PGA signal integrity |
| P33/ANI18/IVCMP1/INTP11 | Analog input / comparator input 1 / external interrupt | Enables window-comparator functionality with interrupt-driven edge detection |
| P31/ANI20/KR0/TI01/TO00/INTP4/TKBO0/RxD0/SI11/SDA11/SCLA0 | Analog input / key return / timer input/output / interrupt / UART receive / SPI/I²C interface | High-density peripheral multiplexing for mixed-signal control and communication in space-constrained designs |
| P30/ANI21/KR1/TI00/TO01/INTP3/SCK11/SCL11/TxD0/PCLBUZ0/TKBO1/SDAA0 | Analog input / key return / timer I/O / interrupt / UART transmit / clock/data lines / buzzer output | Combines timing, communication, audio feedback, and user-interface functions on single pin |
| P56/ANI22/KR2/SO11/INTP10/(TO03)/(INTFO) | Analog input / key return / SPI output / interrupt / optional timer output/interrupt flag | Configurable for analog acquisition or human-interface scanning with flexible interrupt routing |
| P40/TOOL0/TO03/(PCLBUZ0)/SCK10/VCOUT0/VCOUT1/INTFO | Debug interface / timer output / SPI clock / comparator outputs / interrupt flag | Supports production programming, real-time debugging, and hardware-triggered diagnostics |
| P125/RESET/INTP9 | Reset input / external interrupt | Dual-role pin for system reset assertion and external event capture without dedicated interrupt pin |
| P137/INTP0/TI03 | External interrupt / timer input | Enables edge-triggered wake-up and precise timing capture from external sensors or encoders |
| P122/X2/EXCLK/SI10/RxD1/TI02/INTP1 | Crystal input / external clock / SPI input / UART receive / timer input / interrupt | Primary system clock source path with fallback to external clock or serial data stream |
| P121/X1/(TI01)/INTP2 | Crystal input / optional timer input / interrupt | Completes crystal oscillator circuit; provides secondary interrupt capability when not used for clocking |
| REGC | Regulator capacitor terminal | Must be decoupled to VSS with 0.47–1 μF capacitor to stabilize internal voltage regulator |
| VDD | Power supply | Main digital/analog supply rail - powers core, peripherals, and I/O buffers |
| VSS | Ground | Reference node for all analog and digital circuits; connects to exposed die pad |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power consumption | 58.3 μA/MHz active current and 0.64 μA in STOP mode - extends battery life in portable devices |
| On-chip debug function | Integrated debug interface with disable-to-tracing option - enables firmware validation without external JTAG probe |
| Flexible clock system | Four independent clock sources (high/middle/low-speed on-chip oscillators + external crystal) with automatic failover and frequency calibration |
| Hardware-accelerated peripherals | DTC with chain transfer and ELC with 16 event inputs - offloads CPU from data movement and synchronized peripheral triggering |
| Robust analog subsystem | 10-bit ADC with internal temperature sensor and 1.45 V reference; dual DACs with real-time output; 2-channel comparator with window mode |
| Secure firmware update | Boot swap function and flash shield window - enables safe over-the-air updates with rollback protection |
Applications
| Smart Thermostat Interface | Industrial Sensor Node |
|---|---|
Use Scenario: Local temperature/humidity sensing with display backlight control and wireless module handshaking. IC Role / Device Role / Timing Role: Central controller managing ADC sampling, DAC-driven LED dimming, UART communication with BLE module, and wake-on-button press. Use Value: Integrated key interrupt (KR0–KR2), dual UART, and STOP-mode current of 0.64 μA enable >1-year battery life with periodic sensor reads and display updates. | Use Scenario: Remote vibration/temperature monitoring in factory equipment using piezoelectric and thermistor inputs. IC Role / Device Role / Timing Role: Signal conditioner acquiring analog sensor data, performing PGA gain adjustment, and transmitting processed values via RS-485 UART interface. Use Value: On-chip PGA, 10-bit ADC with internal reference, and 1.6–5.5 V operation allow direct connection to unregulated 3.3 V sensor rails and accurate ratiometric measurements. |
| Home Appliance Control Panel | Medical Vital Sign Monitor |
Use Scenario: Keypad scanning, buzzer feedback, and motor speed regulation in washing machine control board. IC Role / Device Role / Timing Role: Real-time executor of key scan matrix, PCLBUZ0-driven audible alerts, and PWM-based TRIAC firing for motor phase control. Use Value: Hardware key interrupt (5-key support), programmable clock/buzzer output, and 33 DMIPS at 24 MHz ensure deterministic response to user inputs and motor commutation timing. | Use Scenario: Portable pulse oximeter acquiring photodiode signals, driving LED current via DAC, and calculating SpO₂ using on-chip DOC. IC Role / Device Role / Timing Role: Analog front-end controller performing synchronized LED drive (DAC), photodiode amplification (PGA), and ADC conversion with CRC-protected data storage. Use Value: Dual DAC outputs (ANO1 + comparator channel), PGA with dedicated PGAGND, and on-chip data operation circuit accelerate vital sign computation without external math coprocessor. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F1054AASP#30 | Same core, memory, and peripherals but in 16-pin SSOP (4.4 × 5.0 mm, 0.65-mm pitch) package | Preferred for through-hole prototyping or legacy board compatibility where QFN reflow is unavailable | Select when manual soldering, socket-based testing, or larger PCB land patterns are required |
| R5F1056AANA#20 | 20-pin HWQFN variant with 10-channel ADC, additional I²C/CSI channels, and KR0–KR4 key inputs | Suitable for designs needing more analog inputs or expanded serial connectivity without increasing board area | Choose when scaling sensor count or adding local display interface while retaining same footprint family |
Compared with R5F1054AANA#20, the R5F1054AASP#30 offers identical functionality in a larger, easier-to-hand-solder package, while R5F1056AANA#20 adds two analog inputs and three extra serial interface channels - both require no firmware changes but differ in physical layout and I/O availability.
Availability
R5F1054AANA#20 is available at Aetrix Electronics and suitable for smart thermostat interfaces, industrial sensor nodes, home appliance control panels, and portable medical monitors requiring stable component supply across automotive-grade temperature ranges and long-term production cycles.
Supply support for R5F1054AANA#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RL78/G11 product line delivers true low-power embedded control with integrated analog peripherals, targeting cost-sensitive, battery-operated, and space-constrained applications in consumer and industrial segments.
FAQ
What is the maximum operating frequency and corresponding performance of the R5F1054AANA#20?
The R5F1054AANA#20 operates up to 24 MHz using its high-speed on-chip oscillator, achieving 33 DMIPS performance. Its minimum instruction execution time is 0.04167 μs under this condition. The device also supports lower-frequency modes including 15 kHz low-speed oscillator operation for ultra-low-power standby states, maintaining full functionality across its 1.6–5.5 V supply range.
Does the R5F1054AANA#20 support in-system programming and secure firmware updates?
Yes, the R5F1054AANA#20 includes self-programming capability with boot swap function and flash shield window protection. These features enable safe field firmware updates with rollback capability and prevent unauthorized access to protected code sections. Data flash memory supports background operation (BGO), allowing program execution from code flash while rewriting data flash - essential for logging or configuration storage during runtime.
How many analog input channels does the R5F1054AANA#20 support, and what is the ADC resolution?
The R5F1054AANA#20 supports 8 external analog input channels (ANI0–ANI3, ANI18, ANI20–ANI22) with 10-bit resolution. It also includes an internal temperature sensor and 1.45 V reference voltage generator. The ADC operates across the full 1.6–5.5 V supply range and supports differential measurement using AVREFP/AVREFM pins for improved noise immunity in precision sensing applications.
What serial communication interfaces are integrated into the R5F1054AANA#20?
The R5F1054AANA#20 integrates two UART channels, two simplified SPI (CSI) channels, and one simplified I²C channel. All interfaces support peripheral I/O redirection via PIOR registers, enabling flexible pin assignment. The UARTs include LIN-compliant features, and the CSI modules support master/slave operation with configurable clock polarity and phase - suitable for connecting displays, sensors, and wireless modules without external level shifters.
What low-power modes are available on the R5F1054AANA#20, and what is the typical current draw in each?
The R5F1054AANA#20 offers HALT, STOP, and SNOOZE low-power modes. In STOP mode, it draws just 0.64 μA (typical) with only the LVD active - ideal for extended sleep periods. HALT mode consumes 58.3 μA/MHz during active operation, and SNOOZE allows selected peripherals like UART or ADC to run while CPU remains halted. Wake-up sources include external interrupts, key return inputs, and timer events - all configurable without CPU intervention.
R5F1054AANA#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 16-WFQFN Exposed Pad
- Series:
- RL78/G11
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 24MHz
- Connectivity:
- CSI, I2C, UART/USART
- Peripherals:
- LVD, POR, WDT
- Number of I/O:
- 13
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 1.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 9x10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F1054AANA#20 FAQ
1.How can I place an order for R5F1054AANA#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F1054AANA#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F1054AANA#20 reliable?
The price and inventory of R5F1054AANA#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F1054AANA#20 is usually 5 days.
3.What payment methods are accepted for R5F1054AANA#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F1054AANA#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F1054AANA#20?
R5F1054AANA#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F1054AANA#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F1054AANA#20?
For technical support, including R5F1054AANA#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F1054AANA#20 requirements.
6.How does Aetrix verify that R5F1054AANA#20 is sourced from the original manufacturer or authorized distributors?
All R5F1054AANA#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F1054AANA#20 meets industry standards.
7.What is the process for return or replacement of R5F1054AANA#20?
All R5F1054AANA#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F1054AANA#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F1054AANA#20 part is unused and in its original packaging.
Return procedure for R5F1054AANA#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F1054AANA#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

