My Inquiry
My Account
Renesas R5F10NPGDFB#35
- Part No.:
- R5F10NPGDFB#35
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F10NPGDFB#35.pdf
- Description:
- IC MCU 16BIT 128KB FLSH 100LFQFP
- Quantity:
- Payment:
- Shipping:
Inventory:530
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F10NPGDFB#35 from Renesas is a 100-pin LFQFP, 128 KB flash, 8 KB RAM RL78/I1C microcontroller with hardware AES encryption, independent-power-supply RTC, and 24-bit ΔΣ A/D converter - designed for electric AMI power meter applications requiring secure metering, ultra-low-power operation (1.9–5.5 V), and integrated LCD driving capability.
For engineers reviewing the R5F10NPGDFB#35 datasheet, R5F10NPGDFB#35 pinout, R5F10NPGDFB#35 application, or R5F10NPGDFB#35 equivalent, this page delivers verified technical context, real-world use cases, pin-level design meaning, and validated alternative options - all grounded in Renesas' official R01DS0281EJ0231 Rev.2.31 documentation.
Technical Context
The R5F10NPGDFB#35 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and selectable minimum instruction time (0.03125 µs @ 32 MHz PLL clock). It integrates a 24-bit ΔΣ A/D converter (4 channels), 10-bit SAR A/D (6 channels), and hardware AES engine supporting GCM/ECB/CBC modes with 128/192/256-bit keys.
It features dual power domains: VDD/EVDD0 for logic and I/O, and independent VRTC/VBAT for RTC backup; supports HALT/STOP/SNOOZE low-power modes; and includes an on-chip LCD controller driving up to 42 segments and 8 commons with programmable VL voltage outputs and capacitor-split boosting.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 CISC, 3-stage pipeline, 1 MB address space |
| Flash / RAM | 128 KB code flash (1 KB blocks), 8 KB on-chip RAM (≈7 KB usable with self-programming) |
| Operating Voltage | 1.9 V to 5.5 V (VBATEN = 1); supports single-supply operation with independent RTC power domain |
| A/D Converters | 24-bit ΔΣ ADC (4 ch), 10-bit SAR ADC (6 ch), internal 1.45 V reference & temperature sensor |
| Clock Sources | 32 MHz PLL, high-speed on-chip oscillator (1–24 MHz, ±1.0% accuracy), 32.768 kHz subclock, 15 kHz low-speed oscillator |
| Security & Peripherals | Hardware AES (GCM/ECB/CBC), 8× 16-bit timers, RTC with calendar/alarm/correction, LCD controller (42 seg × 8 com) |
| I/O Count | 68 total I/O pins: 60 CMOS I/O, 5 CMOS input-only, 3 N-ch open-drain (6 V tolerant) |
Pinout & Package
100-pin plastic LFQFP (14 × 14 mm, 0.5 mm pitch) with exposed pad; requires REGC connected to VSS via 0.47–1 µF capacitor. EVDD1 and EVSS1 must be tied to EVDD0 and EVSS0 respectively unless separate noise-isolated supply is used.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P02–P07 | Port 0 (multiplexed) | CSI30/SCK30/SCL30/UART3/TxD3/RxD3/IrDA support; critical for AMI communication interfaces |
| P10–P17 | Port 1 (LCD segment drivers) | SEG4–SEG11 output; drives front-panel display in smart meters without external driver IC |
| P30–P37 | Port 3 (LCD segment drivers) | SEG24–SEG31 output; extends segment count to 42 for multi-digit energy readouts |
| COM0–COM7 | LCD common outputs | 8-common drive enables multiplexed LCD with reduced pin count and lower power consumption |
| ANIP0–ANIP3 / ANIN0–ANIN3 | ΔΣ ADC analog inputs | Dedicated differential inputs for precision current/voltage sensing in metrology front-end |
| VRTC / VBAT | Independent RTC power domain | Enables calendar/timekeeping during main power loss; supports battery-backed tamper-proof logging |
| P150–P152 | RTC capture inputs (RTCIC0–2) | Supports precise time-synchronized event capture (e.g., tariff switching, load profiling triggers) |
Key Features
| Feature | Design Value |
|---|---|
| Hardware AES engine | Accelerates secure firmware updates and encrypted AMI data transmission (DLMS/COSEM) without CPU overhead |
| Independent-power RTC | Maintains accurate time/calendar across power cycles; supports 99-year calendar, alarm, and auto-correction for long-term deployment |
| 24-bit ΔΣ A/D converter | Provides >100 dB SNR for Class 0.2 or better electricity metering accuracy per IEC 62053-21/22 |
| Integrated LCD controller | Drives 42-segment × 8-common displays directly - eliminates external driver IC, reduces BOM cost and board area |
| Low-power operating modes | STOP mode consumes <0.5 µA; SNOOZE mode enables wake-on-ADC-event - ideal for battery-powered or energy-harvested AMI nodes |
| On-chip debug & self-programming | Enables field firmware updates via UART/IrDA with boot swap and flash shield window protection |
Applications
| Smart Electricity Meter (AMI) | Prepayment Energy Meter |
|---|---|
Use Scenario: Residential/commercial two-way communication meter with remote tariff management, load profiling, and tamper detection. IC Role / Device Role / Timing Role: Main system controller executing DLMS/COSEM stack, managing secure AES-encrypted data exchange, and synchronizing RTC-corrected energy accumulation. Use Value: Hardware AES + independent RTC ensures regulatory-compliant security and time-stamped billing data integrity over 15+ year field life. |
Use Scenario: Pay-as-you-go meter with local credit validation, LCD display, and low-power standby between top-ups. IC Role / Device Role / Timing Role: Real-time metering controller with ΔΣ ADC for precision kWh calculation, LCD driver for user interface, and STOP-mode power management. Use Value: Integrated 24-bit ΔΣ ADC and LCD controller reduce component count by ≥3 ICs while maintaining Class 0.2 metrology accuracy. |
| Grid Edge Sensor Node | Industrial Power Quality Monitor |
Use Scenario: Distributed transformer monitoring node measuring voltage sag/swell, harmonics, and neutral current using isolated analog front-end. IC Role / Device Role / Timing Role: Data acquisition engine capturing synchronized waveform samples via ΔΣ ADC, timestamping with RTCOUT, and packaging for LoRaWAN transmission. Use Value: 32.768 kHz subclock-synchronized ΔΣ sampling enables phase-coherent multi-channel measurements without external timing IC. |
Use Scenario: DIN-rail mounted device analyzing THD, flicker, and interharmonics per IEC 61000-4-30 Class A standards. IC Role / Device Role / Timing Role: High-accuracy signal processor running FFT-based algorithms on 24-bit ADC data, with hardware MAC acceleration for real-time computation. Use Value: On-chip 32-bit multiply-accumulate unit accelerates 1024-point FFT execution by 3.2× vs. software-only implementation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F10NPJDFB#35 | 256 KB flash, 16 KB RAM, same 100-pin LFQFP package and peripheral set | Required for larger firmware (e.g., dual DLMS stacks, OTA update partitioning) | Select when future firmware growth or dual-application partitioning (metering + gateway) is anticipated |
| R5F10NMJDFB#35 | 80-pin LFQFP, 256 KB flash, 8 KB RAM, no hardware AES, 3-channel ΔΣ ADC | Suitable for cost-sensitive non-secure metering or industrial control where AES is not mandated | Choose for legacy meter designs lacking security requirements or where PCB space constraints favor 80-pin footprint |
Compared with R5F10NPGDFB#35, R5F10NPJDFB#35 offers double flash/RAM for complex firmware but shares identical security and metrology features; R5F10NMJDFB#35 trades AES and one ΔΣ channel for smaller package and lower cost - making it viable only where cryptographic compliance is waived.
Availability
R5F10NPGDFB#35 is available at Aetrix Electronics and suitable for smart electricity metering, prepayment energy systems, and grid-edge sensor deployments requiring stable component supply, long lifecycle support, and traceable sourcing for utility-grade certification.
Supply support for R5F10NPGDFB#35 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for industrial, automotive, and infrastructure markets.
The RL78/I1C product line targets electric utility applications - specifically AMI meters - with integrated metrology-grade ADCs, secure cryptographic engines, and ultra-low-power RTC functionality optimized for 15+ year field deployment.
FAQ
What is the maximum operating frequency of the R5F10NPGDFB#35?
The R5F10NPGDFB#35 supports a maximum CPU clock of 32 MHz via its integrated PLL. This frequency is fully operational with the 24-bit ΔΣ A/D converter active - enabling simultaneous high-speed metrology processing and real-time communication stack execution without performance compromise.
Does the R5F10NPGDFB#35 include hardware AES encryption?
Yes, the R5F10NPGDFB#35 includes a dedicated hardware AES circuit supporting GCM, ECB, and CBC cipher modes with 128-, 192-, and 256-bit key lengths. This is confirmed in Renesas' R01DS0281EJ0231 datasheet Section 1.1 and Table 1-1, and is exclusive to R5F10N-series devices.
How many analog-to-digital converter channels does the R5F10NPGDFB#35 support?
The R5F10NPGDFB#35 integrates two distinct A/D subsystems: a 24-bit ΔΣ ADC with 4 differential input channels (ANIP0–ANIP3/ANIN0–ANIN3), and a 10-bit SAR ADC with 6 single-ended channels (ANI0–ANI5). Both operate independently and can be used concurrently for multi-range metrology.
What LCD driving capability does the R5F10NPGDFB#35 provide?
The R5F10NPGDFB#35 supports up to 42 segment signals and 8 common outputs, configurable via internal voltage boosting or capacitor-split methods. Its VL1–VL4 outputs allow dynamic contrast adjustment - essential for outdoor-readable LCDs in smart meters under varying ambient light conditions.
Is the R5F10NPGDFB#35 qualified for industrial temperature range?
Yes, the R5F10NPGDFB#35 is rated for operation from –40°C to +85°C (industrial grade, denoted by "D" in the part number suffix). This qualification is explicitly stated in the datasheet's "Operating ambient temperature" section and applies across all specified voltage and clock configurations.
R5F10NPGDFB#35 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RL78/I1C
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, IrDA, LINbus, UART/USART
- Peripherals:
- LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 60
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 5.5V
- Data Converters:
- A/D 6x10b, 4x24b Sigma-Delta
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F10NPGDFB#35 FAQ
1.How can I place an order for R5F10NPGDFB#35 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F10NPGDFB#35 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F10NPGDFB#35 reliable?
The price and inventory of R5F10NPGDFB#35 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F10NPGDFB#35 is usually 5 days.
3.What payment methods are accepted for R5F10NPGDFB#35?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F10NPGDFB#35 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F10NPGDFB#35?
R5F10NPGDFB#35 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F10NPGDFB#35 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F10NPGDFB#35?
For technical support, including R5F10NPGDFB#35 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F10NPGDFB#35 requirements.
6.How does Aetrix verify that R5F10NPGDFB#35 is sourced from the original manufacturer or authorized distributors?
All R5F10NPGDFB#35 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F10NPGDFB#35 meets industry standards.
7.What is the process for return or replacement of R5F10NPGDFB#35?
All R5F10NPGDFB#35 units undergo pre-shipment inspection (PSI). If there is an issue with R5F10NPGDFB#35, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F10NPGDFB#35 part is unused and in its original packaging.
Return procedure for R5F10NPGDFB#35:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F10NPGDFB#35 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
