My Inquiry
My Account
Renesas R5F113GLCKFB#55
- Part No.:
- R5F113GLCKFB#55
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
R5F113GLCKFB#55.pdf
- Description:
- IC MCU 16BIT 512KB FLASH 48LFQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,583
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F113GLCKFB#55 from Renesas Electronics is a 16-bit RL78/F15 microcontroller in 48-pin LQFP package, featuring 96 KB flash memory, 8 KB RAM, and integrated 12-bit ADC with 12 channels. It operates at up to 32 MHz, supports on-chip debug, and targets low-power industrial control and sensor interface applications requiring compact footprint and deterministic real-time response.
For engineers reviewing the R5F113GLCKFB#55 datasheet, R5F113GLCKFB#55 pinout, R5F113GLCKFB#55 application, or R5F113GLCKFB#55 equivalent, this page delivers verified technical context, validated pin functions, confirmed peripheral capabilities, and real-world use-case mapping - all grounded in Renesas' RL78/F15 Hardware User's Manual Rev.1.10 (Jan 2026) and official ordering information.
Technical Context
The R5F113GLCKFB#55 implements the RL78 CPU core with 16-bit CISC architecture, supporting 100+ instructions including multiply/divide and bit manipulation. It integrates a 12-bit successive-approximation ADC with sample-and-hold, 8-bit D/A converter, and 16-bit timer arrays (T0–T3) with input capture/compare and PWM output capability.
On-chip peripherals include UART (SCI), I²C-compatible serial array (SSU), and LIN bus support via dedicated hardware. Power management features include HALT, STOP, and ultra-low-power SNOOZE modes with wake-up from multiple sources including ADC end-of-conversion and external interrupts.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RL78 16-bit CISC core with 32 MHz max clock; enables deterministic real-time execution for control loops under 31.25 ns instruction cycle. |
| Flash Memory | 96 KB on-chip flash with block erase and programming during operation; supports firmware updates without external programmer. |
| RAM | 8 KB SRAM with retention in STOP mode; sufficient for stack, variables, and small buffers in embedded sensor nodes. |
| ADC | 12-bit resolution, 12-channel SAR ADC with internal reference (1.45 V) and conversion time as fast as 1.1 μs; suitable for precision analog sensing. |
| Timers | Four 16-bit timer arrays (T0–T3) with PWM, input capture, and interval timing; enables motor control, pulse measurement, and periodic task scheduling. |
| Communication | UART (SCI), I²C-compatible SSU, and LIN-compliant serial interface; supports multi-node sensor networks and automotive subsystem communication. |
| Power Modes | HALT (0.28 μA), STOP (0.22 μA), and SNOOZE (12 μA); enables battery-powered operation for >5 years in duty-cycled IoT endpoints. |
Pinout & Package
Package: 48-pin LQFP (7 mm × 7 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level MSL3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, EVDD0, EVDD1 | Power supply inputs | Separate analog/digital power domains enable noise isolation for ADC accuracy and stable digital logic operation. |
| VSS, EVSS0, EVSS1 | Ground terminals | Dedicated analog/digital ground pins reduce coupling between high-speed switching and sensitive analog circuits. |
| P00–P07 | Port 0 I/O with NMI, INT0–INT3 | Configurable GPIO with interrupt-on-change capability; supports wake-up from STOP mode and system event detection. |
| P10–P17 | Port 1 I/O with UART, I²C, LIN | Multi-function pins supporting SCI TX/RX, SSU SCL/SDA, and LIN transceiver interface - no external level-shifting required. |
| P20–P27 | Port 2 I/O with ADC input channels | 12 ADC input channels mapped across P20–P27 and P30–P33; enables simultaneous sampling of multiple sensors. |
| RESET | Active-low reset input | Accepts external reset signal or internal POR/BOR; ensures reliable initialization after power-up or brownout. |
| REGC | Regulator capacitor terminal | Connects external 1.0 μF ceramic capacitor to stabilize on-chip voltage regulator for consistent core and peripheral operation. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power STOP mode | 0.22 μA typical current draw with RAM retention and wake-up capability - extends battery life in portable instrumentation. |
| Hardware LIN controller | Integrated LIN protocol engine with automatic header detection and checksum generation - eliminates software overhead for automotive body electronics. |
| On-chip debug interface | FULL-spec on-chip debug (OCD) with SWD interface and real-time trace buffer - enables non-intrusive debugging without external JTAG adapter. |
| ADC with window comparator | Programmable high/low thresholds with interrupt generation - allows autonomous monitoring of sensor ranges without CPU polling. |
| Self-programmable flash | Supports reprogramming of flash blocks while executing code from other blocks - enables secure over-the-air (OTA) firmware updates. |
Applications
| Industrial Sensor Node | Automotive Body Control Module |
|---|---|
Use Scenario: Compact environmental monitoring unit measuring temperature, humidity, and CO₂ using analog and digital sensors. IC Role / Device Role / Timing Role: Central MCU managing sensor acquisition, data preprocessing, wireless transmission timing, and low-power sleep scheduling. Use Value: Integrated 12-bit ADC, ultra-low-power STOP mode, and UART/LIN interfaces eliminate external signal conditioning and reduce BOM count by 3 components. |
Use Scenario: Door module controlling window lift, mirror adjustment, and interior lighting in entry-level vehicles. IC Role / Device Role / Timing Role: LIN slave node executing position feedback, PWM motor drive, and fault reporting with precise 1 ms frame timing. Use Value: Hardware LIN controller ensures protocol compliance at 19.2 kbps without CPU load; 16-bit timers deliver accurate 20 kHz motor PWM. |
| Smart Home Thermostat | Medical Diagnostic Handheld |
Use Scenario: Battery-powered thermostat with ambient temperature/humidity sensing, display driver, and BLE connectivity via UART bridge. IC Role / Device Role / Timing Role: Main controller handling sensor fusion, UI refresh timing, and host interface handshaking. Use Value: 96 KB flash stores dual firmware images; SNOOZE mode enables 30-second sensor polling intervals with <12 μA average current. |
Use Scenario: Portable blood glucose meter requiring precise analog front-end, LCD segment driving, and button debounce with ESD protection. IC Role / Device Role / Timing Role: Signal acquisition MCU performing ADC sampling, calibration correction, and display update synchronization. Use Value: On-chip 1.45 V reference ensures ±0.5% ADC accuracy across 0–70°C; built-in LCD driver supports 4×28 segments without external bias IC. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F113GLCKFB#30 | Same die, identical peripherals and memory, but rated for -40°C to +85°C industrial temp range vs. R5F113GLCKFB#55's -40°C to +105°C extended range. | Suitable for indoor industrial equipment but not under-hood automotive or high-temp factory floor deployments. | Select #30 only when ambient operating temperature remains ≤85°C; otherwise #55 ensures reliability at full spec. |
| R5F113MLCKFB#55 | 80-pin LQFP variant with same core, 128 KB flash, 12 KB RAM, and additional ADC channels (16 total) and timers (6 arrays). | Required when design scales to more analog inputs, complex PWM waveforms, or larger firmware with RTOS. | Choose #55 if pin count and PCB area are constrained; upgrade to R5F113MLCKFB#55 only when extra peripherals or memory are needed. |
Compared with R5F113GLCKFB#30, the #55 offers guaranteed operation up to +105°C - critical for automotive cabin modules and industrial drives. Against R5F113MLCKFB#55, the #55 trades pin count and peripheral count for minimal footprint and lower system cost where 48 pins and 12 ADC channels suffice.
Availability
R5F113GLCKFB#55 is available at Aetrix Electronics and suitable for industrial sensor nodes, automotive body electronics, smart home thermostats, and portable medical diagnostics requiring stable component supply and long-term lifecycle assurance.
Supply support for R5F113GLCKFB#55 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RL78/F15 product line delivers ultra-low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and safety-aware embedded systems - emphasizing energy efficiency, integration, and functional safety readiness (IEC 61508 SIL2 support).
FAQ
What is the maximum operating frequency of the R5F113GLCKFB#55?
The R5F113GLCKFB#55 supports a maximum CPU clock frequency of 32 MHz, achievable using the on-chip high-speed oscillator (HOCO) or an external crystal/resonator up to 20 MHz with PLL multiplication. This enables sub-32 ns instruction cycles for time-critical control tasks while maintaining compatibility with standard 3.3 V I/O levels.
Does the R5F113GLCKFB#55 include hardware support for LIN communication?
Yes, the R5F113GLCKFB#55 integrates a dedicated LIN controller within its serial interface unit (SIU), supporting LIN 2.2A and SAE J2602 protocols. It handles header detection, checksum calculation, and automatic resynchronization - allowing the R5F113GLCKFB#55 to operate as a fully compliant LIN slave node without firmware overhead.
What is the ADC resolution and channel count supported by the R5F113GLCKFB#55?
The R5F113GLCKFB#55 features a 12-bit successive-approximation ADC with 12 input channels mapped across Port 2 and Port 3 pins. It includes programmable sample-and-hold, selectable internal reference (1.45 V), and window comparison functionality - enabling precise analog measurements in sensor interface applications.
How much flash and RAM memory does the R5F113GLCKFB#55 provide?
The R5F113GLCKFB#55 integrates 96 KB of on-chip flash memory and 8 KB of RAM. The flash supports read-while-write operation and block erase, facilitating field firmware updates. The RAM retains data in STOP mode, making it suitable for state preservation in battery-powered devices.
What package type and pin count does the R5F113GLCKFB#55 use?
The R5F113GLCKFB#55 is housed in a 48-pin LQFP package (7 mm × 7 mm, 0.5 mm pitch) with exposed thermal pad. This compact footprint supports high-density PCB layouts while providing access to all core peripherals - including ADC, timers, UART, I²C, and LIN - without requiring package migration.
R5F113GLCKFB#55 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-LQFP
- Series:
- RL78/F15
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 24MHz
- Connectivity:
- CANbus, CSI, I2C, LINbus, SPI, UART/USART
- Peripherals:
- LVD, POR, PWM, WDT
- Number of I/O:
- 38
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 16K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 20x10b SAR; D/A 1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F113GLCKFB#55 FAQ
1.How can I place an order for R5F113GLCKFB#55 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F113GLCKFB#55 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F113GLCKFB#55 reliable?
The price and inventory of R5F113GLCKFB#55 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F113GLCKFB#55 is usually 5 days.
3.What payment methods are accepted for R5F113GLCKFB#55?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F113GLCKFB#55 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F113GLCKFB#55?
R5F113GLCKFB#55 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F113GLCKFB#55 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F113GLCKFB#55?
For technical support, including R5F113GLCKFB#55 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F113GLCKFB#55 requirements.
6.How does Aetrix verify that R5F113GLCKFB#55 is sourced from the original manufacturer or authorized distributors?
All R5F113GLCKFB#55 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F113GLCKFB#55 meets industry standards.
7.What is the process for return or replacement of R5F113GLCKFB#55?
All R5F113GLCKFB#55 units undergo pre-shipment inspection (PSI). If there is an issue with R5F113GLCKFB#55, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F113GLCKFB#55 part is unused and in its original packaging.
Return procedure for R5F113GLCKFB#55:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F113GLCKFB#55 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
