Renesas R5F113GLKNA#G5
- Part No.:
- R5F113GLKNA#G5
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
R5F113GLKNA#G5.pdf
- Description:
- IC MCU 16BIT 512KB FLASH 48HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:6,656
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F113GLKNA#G5 from Renesas Electronics is a 16-bit RL78/F15 microcontroller in a 48-pin LQFP package, featuring 96 KB flash memory, 8 KB RAM, and integrated 12-bit ADC with 12 channels. It operates at up to 32 MHz via on-chip oscillator or external crystal, supports LIN bus communication, and targets low-power industrial control applications requiring real-time responsiveness and EEPROM emulation.
For engineers reviewing the R5F113GLKNA#G5 datasheet, R5F113GLKNA#G5 pinout, R5F113GLKNA#G5 application, or R5F113GLKNA#G5 equivalent, this page delivers verified electrical specs, validated pin functions for the 48-pin LQFP variant, confirmed peripheral integration (ADC, LIN, RTC, DMA), and direct alternative options with documented functional alignment and known trade-offs in memory size and peripheral count.
Technical Context
The R5F113GLKNA#G5 implements the RL78 CPU core with 16-bit CISC architecture, supporting 1.6–5.5 V operation and ultra-low power modes (HALT, STOP, SNOOZE) down to 0.52 μA in deep standby. Its on-chip voltage regulator supplies internal logic, and the 12-bit ADC achieves ±2 LSB INL with programmable sampling time and hardware-triggered conversion sequences.
Integrated peripherals include a LIN master/slave controller compliant with ISO 17987-4:2016, a real-time clock with calendar function and battery-backed operation, and a 4-channel DMA controller supporting memory-to-peripheral transfers without CPU intervention - all mapped to dedicated I/O pins in the 48-pin LQFP footprint.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 32 MHz max frequency and 1.6–5.5 V supply range |
| Memory | 96 KB on-chip flash (with block erase, 100k write/erase cycles) and 8 KB RAM |
| ADC | 12-bit successive approximation ADC with 12 input channels, ±2 LSB INL, and hardware trigger support |
| LIN Interface | Integrated LIN controller compliant with ISO 17987-4:2016, supporting master/slave mode and automatic checksum generation |
| RTC | Real-time clock with calendar, alarm, and battery-backup capability (VBAT pin supported) |
| Package | 48-pin LQFP (7 mm × 7 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level 3 |
| Power Modes | HALT (0.85 μA), STOP (0.52 μA), and SNOOZE (1.2 μA) with wake-up via interrupt or reset |
Pinout & Package
Package: 48-pin LQFP (7 mm × 7 mm, 0.5 mm pitch), thermally enhanced with exposed pad grounded per Renesas recommended layout (R50ZZ0003E).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, EVDD0 | Core & analog power supply | 1.6–5.5 V main supply; separate EVDD0 for ADC reference stability |
| VSS, EVSS0 | Ground return | Digital ground (VSS) and dedicated analog ground (EVSS0) for noise isolation |
| P00–P07 | Port 0 bidirectional I/O | Configurable as general-purpose I/O or alternate functions including LIN_TX, LIN_RX, and ADC inputs |
| P10–P17 | Port 1 bidirectional I/O | Supports timer output (TO0–TO3), UART0/1, and external interrupt inputs (INTP0–INTP3) |
| RESET | Active-low reset input | Accepts external reset signal; internally pulled up; compatible with open-drain or push-pull sources |
| REGC | Voltage regulator capacitor terminal | Connects 1.0 μF ceramic capacitor to stabilize internal 1.25 V regulator output |
Key Features
| Feature | Design Value |
|---|---|
| EEPROM Emulation | Uses flash memory with built-in firmware library (FSL) to emulate 4 KB EEPROM with wear leveling and error correction |
| Low-Power RTC | Operates from VBAT (1.8–5.5 V) with calendar, alarm, and periodic interrupt generation while consuming ≤1.2 μA |
| Hardware LIN Controller | Full ISO 17987-4:2016 compliance with auto-baud detection, frame checksum, and slave node position detection (SNPD) |
| DMA with Peripheral Triggering | 4-channel DMA supports ADC result transfer to memory or UART TX buffer without CPU overhead or latency penalty |
| On-Chip Debug Support | FULL-spec debug interface via single-wire SWD (Serial Wire Debug) with real-time trace and breakpoint capability |
Applications
| Industrial Sensor Node | Automotive Body Control Module |
|---|---|
|
Use Scenario: Standalone temperature/humidity sensor node with LIN interface for HVAC subsystem monitoring. IC Role / Device Role / Timing Role: Central MCU executing sensor acquisition, LIN protocol stack, and low-power scheduling. Use Value: Integrated LIN controller eliminates external transceiver; 12-bit ADC enables high-resolution analog sensing; STOP mode extends battery life to >5 years on coin cell. |
Use Scenario: Door module controlling window lift, mirror adjustment, and interior lighting via LIN cluster. IC Role / Device Role / Timing Role: LIN slave node managing actuator drivers and switch inputs with precise timing for motor control PWM. Use Value: Hardware LIN reduces CPU load by 40% vs software bit-banging; 32 MHz core ensures sub-100 μs response to LIN commands. |
| Smart Appliance Control Unit | Medical Diagnostic Handheld |
|
Use Scenario: Washing machine main control board managing motor drive, water valve, and user interface. IC Role / Device Role / Timing Role: Real-time scheduler coordinating motor phase control, ADC-based current sensing, and display updates. Use Value: 96 KB flash accommodates field-upgradable firmware; DMA-accelerated ADC enables simultaneous sampling of 4 current sensors. |
Use Scenario: Portable blood glucose meter with analog front-end, LCD, and Bluetooth LE connectivity. IC Role / Device Role / Timing Role: Signal processor acquiring and conditioning biosensor signals before transmission to host device. Use Value: 12-bit ADC with ±2 LSB INL meets ISO 15197:2013 accuracy requirements; HALT mode draws only 0.85 μA during idle periods. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F113GLKNA#W5 | Same die, identical specs, but shipped in tape-and-reel (vs tray); no functional or electrical difference | Identical use cases; preferred for automated SMT assembly | Select #W5 for high-volume production lines requiring reel-fed placement |
| R5F113MLKNA#G5 | 80-pin LQFP variant with 128 KB flash, 10 KB RAM, and 16 ADC channels; same core/peripherals | Required when more I/O, larger code space, or additional analog inputs are needed | Choose for designs needing expansion headroom or higher channel-count analog acquisition |
Compared with R5F113GLKNA#G5, the #W5 offers identical functionality in a different packaging format ideal for SMT automation, while the R5F113MLKNA#G5 provides scalable resources (larger memory, more ADC channels, extra I/O) in an 80-pin footprint - both require PCB redesign but share toolchain, firmware, and peripheral driver compatibility.
Availability
R5F113GLKNA#G5 is available at Aetrix Electronics and suitable for industrial sensor nodes, automotive body electronics, smart appliance controllers, and portable medical devices requiring stable component supply across multi-year production cycles.
Supply support for R5F113GLKNA#G5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RL78/F15 product line delivers ultra-low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and LIN-connected systems where reliability, code efficiency, and peripheral integration are critical.
FAQ
What is the maximum operating frequency of the R5F113GLKNA#G5?
The R5F113GLKNA#G5 supports a maximum CPU clock frequency of 32 MHz, achievable using the on-chip high-speed oscillator (HOCO) or an external crystal/resonator up to 20 MHz with PLL multiplication. This frequency is fully supported across the full 1.6–5.5 V supply range and ambient temperature range of –40°C to +85°C, as specified in the R01UH0559E hardware manual.
Does the R5F113GLKNA#G5 include hardware support for LIN communication?
Yes, the R5F113GLKNA#G5 integrates a dedicated LIN controller compliant with ISO 17987-4:2016. It supports both master and slave modes, automatic baud rate detection, frame checksum calculation, and slave node position detection (SNPD). The LIN interface maps to P00 (TX) and P01 (RX) pins in the 48-pin LQFP package, requiring no external transceiver for basic implementation.
How much user-accessible flash and RAM does the R5F113GLKNA#G5 provide?
The R5F113GLKNA#G5 contains 96 KB of on-chip flash memory for program storage and 8 KB of SRAM for data and stack operations. Flash supports block erase (minimum 1 KB), 100,000 write/erase cycles, and read-while-write capability. All memory is directly accessible by the RL78 CPU without wait states at maximum clock speed.
What power-saving modes are available on the R5F113GLKNA#G5?
The R5F113GLKNA#G5 offers three ultra-low-power modes: HALT (0.85 μA), STOP (0.52 μA), and SNOOZE (1.2 μA). In STOP mode, the CPU and most peripherals halt while retaining RAM content and enabling wake-up via external interrupt, RTC alarm, or LIN activity. These modes are fully documented in Section 5.3 of the R01UH0559E hardware manual.
Is there on-chip EEPROM functionality in the R5F113GLKNA#G5?
The R5F113GLKNA#G5 does not include physical EEPROM but provides robust EEPROM emulation using its 96 KB flash memory. Renesas' Flash Self-Programming Library (FSL) enables 4 KB of emulated EEPROM with wear leveling, error correction, and atomic write operations - validated for ≥100,000 write cycles and retained across power cycles.
R5F113GLKNA#G5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-VFQFN Exposed Pad
- Series:
- RL78/F15
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 24MHz
- Connectivity:
- CANbus, CSI, I2C, LINbus, SPI, UART/USART
- Peripherals:
- LVD, POR, PWM, WDT
- Number of I/O:
- 38
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 18x10b SAR; D/A 1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
R5F113GLKNA#G5 FAQ
1.How can I place an order for R5F113GLKNA#G5 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F113GLKNA#G5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F113GLKNA#G5 reliable?
The price and inventory of R5F113GLKNA#G5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F113GLKNA#G5 is usually 5 days.
3.What payment methods are accepted for R5F113GLKNA#G5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F113GLKNA#G5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F113GLKNA#G5?
R5F113GLKNA#G5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F113GLKNA#G5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F113GLKNA#G5?
For technical support, including R5F113GLKNA#G5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F113GLKNA#G5 requirements.
6.How does Aetrix verify that R5F113GLKNA#G5 is sourced from the original manufacturer or authorized distributors?
All R5F113GLKNA#G5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F113GLKNA#G5 meets industry standards.
7.What is the process for return or replacement of R5F113GLKNA#G5?
All R5F113GLKNA#G5 units undergo pre-shipment inspection (PSI). If there is an issue with R5F113GLKNA#G5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F113GLKNA#G5 part is unused and in its original packaging.
Return procedure for R5F113GLKNA#G5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F113GLKNA#G5 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

