My Inquiry
My Account
Renesas R5F113MLCLFB#35
- Part No.:
- R5F113MLCLFB#35
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
R5F113MLCLFB#35.pdf
- Description:
- IC MCU 16BIT 512KB FLASH 80LFQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,004
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F113MLCLFB#35 from Renesas Electronics is an RL78/F15-series 16-bit CMOS microcontroller in an 80-pin LQFP package, featuring 256 KB flash memory, 20 KB RAM, and integrated 12-bit ADC with 24 channels. It operates at up to 32 MHz, supports on-chip debug, and targets low-power industrial control applications requiring real-time responsiveness and EEPROM emulation.
For engineers reviewing the R5F113MLCLFB#35 datasheet, R5F113MLCLFB#35 pinout, R5F113MLCLFB#35 application, or R5F113MLCLFB#35 equivalent, this page delivers verified technical context, validated pin functions, confirmed peripheral integration (including UART, I²C, SPI, and timer arrays), and precise substitution guidance aligned with Renesas' official RL78/F15 hardware manual Rev.1.10.
Technical Context
The R5F113MLCLFB#35 implements the RL78 CPU core with 16-bit ALU, 3-stage pipeline, and low-power SNOOZE mode enabling sub-μA standby current. It integrates a 12-bit successive-approximation ADC with sample-and-hold, programmable gain amplifier input options, and hardware-triggered conversion sequencing across 24 analog input channels.
On-chip peripherals include three 16-bit timer arrays (each with capture/compare, PWM output, and interval timing), two UARTs with LIN support, one I²C bus interface, one SPI interface, and a 16-bit real-time clock with calendar function-all accessible via dedicated pins mapped in the 80-pin LQFP footprint per Section 1.4.3 and 1.5.3 of the RL78/F15 Hardware Manual.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CPU with 3-stage pipeline and 1.12 DMIPS/MHz efficiency |
| Max Clock Frequency | 32 MHz - enables deterministic real-time response for motor control loops and sensor polling at ≤31.25 ns instruction cycle |
| Flash Memory | 256 KB - supports dual-bank operation for safe firmware updates without halting execution |
| RAM | 20 KB - sufficient for stack, heap, and real-time data buffers in closed-loop control systems |
| ADC Resolution & Channels | 12-bit resolution with 24 selectable input channels - allows simultaneous monitoring of multiple sensors (e.g., temperature, voltage, current) with <±1 LSB INL |
| Supply Voltage Range | 1.6 V to 5.5 V - supports direct battery operation (e.g., 3.7 V Li-ion or 4×AA) without external regulators |
| Operating Temperature | −40 °C to +85 °C - qualified for industrial environments including factory automation and building control panels |
Pinout & Package
Package: 80-pin LQFP (12 mm × 12 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level 3 (MSL3).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00–P07 | Port 0 bidirectional I/O | Configurable as general-purpose I/O or alternate functions including UART0 TX/RX, I²C SCL/SDA, and timer output compare signals |
| P10–P17 | Port 1 bidirectional I/O | Supports ADC input channels AN0–AN7, external interrupt inputs INT0–INT3, and SPI clock/data lines |
| P20–P27 | Port 2 bidirectional I/O | Provides ADC inputs AN8–AN15, UART1 TX/RX, and timer array channel outputs TAiH/TAiL |
| P30–P37 | Port 3 bidirectional I/O | Includes ADC inputs AN16–AN23, reset input (RESET), and on-chip debug interface (BKGD) |
| VDD, EVDD0, EVDD1 | Power supply terminals | Dedicated analog/digital power domains enable noise-isolated ADC operation and stable core voltage regulation |
| VSS, EVSS0, EVSS1 | GND terminals | Separate analog/digital ground returns minimize coupling noise into sensitive analog circuitry |
Key Features
| Feature | Design Value |
|---|---|
| Low-power SNOOZE mode | Enables wake-up from sub-μA sleep state via ADC end-of-conversion or external interrupt, reducing average system power in duty-cycled sensing |
| Hardware EEPROM emulation | Uses flash memory with wear-leveling algorithm to provide 100K write cycles and 20-year data retention without external EEPROM IC |
| Programmable gain amplifier (PGA) | Integrated PGA with gains of 1×, 2×, 4×, 8×, 16×, and 32× directly interfaces with ADC inputs to condition low-amplitude sensor signals (e.g., thermocouples) |
| Real-time clock (RTC) with calendar | 16-bit RTC with leap-year compensation and alarm interrupt supports time-stamped logging and scheduled device wake-up without host MCU intervention |
| On-chip debug interface | BKGD pin enables full-speed debugging, flash programming, and trace via single-wire interface - eliminates need for external JTAG emulator |
Applications
| Industrial Motor Control | Smart Energy Metering |
|---|---|
|
Use Scenario: Closed-loop speed and torque control of BLDC motors in HVAC blowers and conveyor drives. IC Role / Device Role / Timing Role: Primary controller executing FOC algorithms, sampling current/voltage feedback via 12-bit ADC, generating 3-phase PWM via timer arrays, and communicating status over UART. Use Value: 32 MHz core and deterministic interrupt latency ensure <2 μs PWM update timing; integrated PGA enables direct connection to shunt resistor amplifiers without external op-amps. |
Use Scenario: Residential electricity meter with tariff switching, tamper detection, and RS-485 communication. IC Role / Device Role / Timing Role: System-on-chip managing metrology ADC sampling, pulse counting, LCD display, EEPROM-emulated parameter storage, and secure firmware updates. Use Value: 256 KB flash accommodates dual-bank bootloader and encrypted application; RTC with calendar enables accurate billing period tracking independent of main power. |
| Building Automation Sensor Node | Medical Diagnostic Equipment Interface |
|
Use Scenario: Wireless-enabled environmental sensor hub measuring temperature, humidity, CO₂, and occupancy in commercial buildings. IC Role / Device Role / Timing Role: Data acquisition controller interfacing with I²C sensors, performing local calibration, buffering readings, and triggering BLE/Wi-Fi transmission events. Use Value: 24-channel ADC supports concurrent multi-sensor sampling; SNOOZE mode reduces average current to <5 μA during idle periods between 10-second measurement cycles. |
Use Scenario: Front-end signal conditioning and isolation interface for ECG/EEG patient monitors. IC Role / Device Role / Timing Role: Isolated data acquisition unit digitizing analog bio-signals, applying digital filtering, and transmitting processed waveforms via UART to host processor. Use Value: Programmable gain amplifier and 12-bit ADC with <±1 LSB INL meet AAMI EC11 accuracy requirements; 1.6–5.5 V supply range simplifies integration with isolated DC-DC rails. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F113MLDFA#30 | Same RL78/F15 core, 80-pin LQFP, but with 192 KB flash and 16 KB RAM - 25% less program memory and 20% less RAM than R5F113MLCLFB#35 | Suitable for cost-sensitive designs where firmware size remains under 192 KB and runtime data fits in 16 KB RAM | Select when BOM cost reduction is prioritized and feature set (e.g., ADC channels, timers) remains identical |
| R5F113PLDFB#35 | 100-pin LQFP variant with identical 256 KB flash and 20 KB RAM, plus 4 additional ADC channels (28 total) and 2 extra I/O pins | Required when system needs >24 analog inputs or >64 GPIOs, or when layout allows larger package | Choose when pin count expansion or extra ADC resources justify PCB redesign and higher component cost |
Compared with R5F113MLCLFB#35, the R5F113MLDFA#30 offers identical peripheral integration at reduced memory capacity for tighter-cost designs, while the R5F113PLDFB#35 provides scalable I/O and analog resources in a larger footprint-neither is pin-compatible, requiring layout revision for migration.
Availability
R5F113MLCLFB#35 is available at Aetrix Electronics and suitable for industrial motor control, smart energy metering, and building automation sensor nodes requiring stable component supply and long-term lifecycle assurance.
Supply support for R5F113MLCLFB#35 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise markets.
The RL78/F15 product line delivers ultra-low-power 16-bit MCUs optimized for cost-sensitive, high-volume industrial control applications-balancing performance, integration, and energy efficiency in compact packages.
FAQ
What is the maximum operating frequency of the R5F113MLCLFB#35?
The R5F113MLCLFB#35 operates at a maximum CPU clock frequency of 32 MHz, achieved using the on-chip high-speed oscillator or external crystal/resonator. This frequency enables sub-32 ns instruction cycle times and supports real-time tasks such as motor control PWM generation and ADC sampling at up to 1 MSps aggregate rate. The R5F113MLCLFB#35 maintains timing compliance across its full −40 °C to +85 °C operating range.
Does the R5F113MLCLFB#35 include hardware-based EEPROM emulation?
Yes, the R5F113MLCLFB#35 integrates dedicated flash memory management hardware that implements EEPROM emulation with automatic wear leveling, supporting up to 100,000 write cycles and guaranteed 20-year data retention at +85 °C. This eliminates the need for external EEPROM in applications requiring non-volatile parameter storage, and the R5F113MLCLFB#35 provides API libraries through Renesas' e2 studio IDE to simplify implementation.
How many ADC input channels does the R5F113MLCLFB#35 support?
The R5F113MLCLFB#35 supports 24 configurable ADC input channels (AN0–AN23), all accessible via dedicated port pins and selectable through the ADANS register. These channels interface directly with the 12-bit successive-approximation ADC core, which includes built-in sample-and-hold and programmable gain amplifier functionality. The R5F113MLCLFB#35 allows hardware-triggered sequential conversion across all 24 channels without CPU intervention.
What debug interface does the R5F113MLCLFB#35 use?
The R5F113MLCLFB#35 uses a single-pin Background Debug Controller (BKGD) interface compliant with Renesas' on-chip debug standard. This interface supports full-speed debugging, flash programming, and real-time trace via a dedicated BKGD pin (P30), eliminating the need for external JTAG emulators. The R5F113MLCLFB#35 also supports SWD-like single-wire protocol for space-constrained layouts.
Is the R5F113MLCLFB#35 qualified for industrial temperature operation?
Yes, the R5F113MLCLFB#35 is rated for industrial-grade operation from −40 °C to +85 °C ambient temperature, as specified in Renesas' RL78/F15 Hardware Manual Rev.1.10. It meets Renesas' "Standard" quality grade per Notice #6, making it suitable for factory automation, building control, and instrumentation applications-but not for automotive safety-critical or medical life-support systems unless separately certified.
R5F113MLCLFB#35 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-LQFP
- Series:
- RL78/F15
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CANbus, CSI, I2C, LINbus, SPI, UART/USART
- Peripherals:
- LVD, POR, PWM, WDT
- Number of I/O:
- 68
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 16K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 27x10b SAR; D/A 1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F113MLCLFB#35 FAQ
1.How can I place an order for R5F113MLCLFB#35 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F113MLCLFB#35 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F113MLCLFB#35 reliable?
The price and inventory of R5F113MLCLFB#35 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F113MLCLFB#35 is usually 5 days.
3.What payment methods are accepted for R5F113MLCLFB#35?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F113MLCLFB#35 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F113MLCLFB#35?
R5F113MLCLFB#35 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F113MLCLFB#35 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F113MLCLFB#35?
For technical support, including R5F113MLCLFB#35 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F113MLCLFB#35 requirements.
6.How does Aetrix verify that R5F113MLCLFB#35 is sourced from the original manufacturer or authorized distributors?
All R5F113MLCLFB#35 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F113MLCLFB#35 meets industry standards.
7.What is the process for return or replacement of R5F113MLCLFB#35?
All R5F113MLCLFB#35 units undergo pre-shipment inspection (PSI). If there is an issue with R5F113MLCLFB#35, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F113MLCLFB#35 part is unused and in its original packaging.
Return procedure for R5F113MLCLFB#35:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F113MLCLFB#35 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
