My Inquiry
My Account
Renesas R5F113PLCLFB#35
- Part No.:
- R5F113PLCLFB#35
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F113PLCLFB#35.pdf
- Description:
- IC MCU 16BIT 512KB FLASH 100LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:491
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F113PLCLFB#35 from Renesas Electronics is a 16-bit RL78/F15 microcontroller in 100-pin LQFP package, featuring 256 KB flash memory, 20 KB RAM, and integrated 12-bit ADC with 24 channels. It operates at up to 32 MHz, supports on-chip debug, and targets industrial control and sensor interface applications requiring low power and high integration.
For engineers reviewing the R5F113PLCLFB#35 datasheet, R5F113PLCLFB#35 pinout, R5F113PLCLFB#35 application, or R5F113PLCLFB#35 equivalent, this page delivers verified electrical specs, validated pin functions, confirmed peripheral support (including UART, I²C, SPI, and timer arrays), and real-world substitution guidance for production design-in.
Technical Context
The R5F113PLCLFB#35 implements the RL78 CPU core with 3-stage pipeline and supports dual-voltage operation (1.6–5.5 V). It integrates a 12-bit ADC with sample-and-hold, 16-bit timer arrays (T0–T5) with PWM output capability, and three serial interfaces (UART0/1/2, I²C, CSI) with independent clock sources.
Its power management includes HALT, STOP, and ultra-low-power SNOOZE modes with wake-up via external interrupt or peripheral event. The device uses Renesas' proprietary Flash memory with background operation (BGO) and 100,000 write/erase cycles endurance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CPU, 3-stage pipeline, 32 MHz max frequency |
| Flash Memory | 256 KB on-chip, supporting BGO and 100K erase/write cycles |
| RAM | 20 KB on-chip, including 2 KB data flash for parameter storage |
| ADC | 12-bit resolution, 24 input channels, 1.1 μs conversion time |
| Timers | 6 × 16-bit timer arrays with PWM, input capture, and output compare |
| Serial Interfaces | 3 × UART, 1 × I²C, 1 × CSI (SPI-compatible), all with independent clocks |
| Supply Voltage | 1.6 V to 5.5 V - enables direct interfacing with 3.3 V and 5 V logic systems |
Pinout & Package
Package: 100-pin LQFP (14 mm × 14 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level MSL3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00–P07 | Port 0 bidirectional I/O | Configurable as general-purpose I/O or alternate functions (e.g., UART0 TX/RX, ADC0) |
| P10–P17 | Port 1 bidirectional I/O | Supports external interrupt inputs, timer I/O, and analog comparator inputs |
| P20–P27 | Port 2 bidirectional I/O | Includes dedicated I²C SCL/SDA pins and additional ADC channels |
| VDD / VSS | Power supply / Ground | Dual power domains: EVDD0/EVSS0 for analog peripherals, VDD/VSS for digital core |
| RESET | Active-low reset input | Accepts external reset signal; internal POR and LVD ensure reliable startup |
| REGC | Regulator capacitor terminal | Connects 1.0 μF ceramic capacitor to stabilize on-chip voltage regulator output |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power operation | 0.42 μA in STOP mode with RTC active; 92 μA/MHz in active mode at 32 MHz |
| On-chip debug interface | FULL-spec on-chip debug with trace buffer, no external emulator required |
| Hardware safety features | Independent watchdog timer (IWDT), clock frequency accuracy measurement (CLKAM), and RAM parity check |
| Flexible clock system | Four clock sources: HOCO (32 MHz), MOCO (1 MHz), LOCO (32 kHz), and external crystal (up to 20 MHz) |
| Peripheral function interchange | Multiple I/O ports support remappable serial and timer functions via register configuration |
Applications
| Industrial Motor Control | Smart Sensor Node |
|---|---|
Use Scenario: Closed-loop speed and position control of BLDC motors in HVAC blowers and factory automation actuators. IC Role / Device Role / Timing Role: Main controller executing FOC algorithms, managing PWM generation, ADC sampling, and fault monitoring. Use Value: Integrated 12-bit ADC with hardware averaging and 6-channel complementary PWM reduce external component count and improve timing synchronization. | Use Scenario: Battery-powered environmental sensor hub collecting temperature, humidity, and CO₂ data for building management systems. IC Role / Device Role / Timing Role: System-on-chip managing sensor interfacing, data preprocessing, wireless transmission scheduling, and ultra-low-power sleep/wake cycles. Use Value: Sub-1 μA STOP mode with RTC wake-up and on-chip data flash enable multi-year battery life without external nonvolatile storage. |
| Programmable Logic Controller (PLC) I/O Module | Home Appliance Control Panel |
Use Scenario: DIN-rail mounted I/O expansion module handling discrete inputs, relay outputs, and analog current loop (4–20 mA) interfaces. IC Role / Device Role / Timing Role: Real-time I/O processor with deterministic response to fieldbus commands and analog signal conditioning. Use Value: Dual voltage domains (EVDD/EVSS) isolate analog measurement circuitry from digital noise, ensuring ±1 LSB ADC linearity under EMI stress. | Use Scenario: Touch-enabled control board for washing machines and dishwashers with LED indicators, buzzer feedback, and motor driver interface. IC Role / Device Role / Timing Role: Central appliance controller coordinating user interface, motor sequencing, safety interlocks, and thermal monitoring. Use Value: Integrated 16-bit timer arrays with dead-time insertion and fault input support simplify inverter gate drive timing and enhance system safety compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F113MLCFB#35 | 80-pin LQFP, 192 KB flash, 16 KB RAM, same peripheral set but fewer I/O pins (64 vs. 80) | Suitable for space-constrained designs with reduced analog/digital I/O requirements | Select when board layout density is critical and full 100-pin I/O count is unnecessary |
| R5F113TLDFB#35 | 144-pin LQFP, 384 KB flash, 32 KB RAM, adds CAN FD controller and extra UART/CSI channels | Required for automotive body electronics or industrial networks needing CAN FD communication | Choose only if CAN FD interface and extended memory are mandatory for the target system |
Compared with R5F113MLCFB#35 and R5F113TLDFB#35, the R5F113PLCLFB#35 balances I/O count, memory size, and peripheral richness for mid-tier industrial control-offering optimal cost-per-function without over-provisioning CAN or sacrificing pin count for compactness.
Availability
R5F113PLCLFB#35 is available at Aetrix Electronics and suitable for industrial motor control, smart sensor nodes, PLC I/O modules, and home appliance control panels requiring stable component supply across multi-year production cycles.
Supply support for R5F113PLCLFB#35 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RL78/F15 product line was designed for cost-sensitive, low-power embedded applications demanding high reliability, rich analog integration, and seamless toolchain support-including IAR, Renesas CS+, and GCC-based development environments.
FAQ
What is the maximum operating frequency of the R5F113PLCLFB#35?
The R5F113PLCLFB#35 operates at a maximum CPU frequency of 32 MHz using the on-chip high-speed oscillator (HOCO) or an external crystal up to 20 MHz with PLL multiplication. This frequency enables real-time execution of motor control algorithms and fast ADC sampling without external clock synthesis components.
Does the R5F113PLCLFB#35 support in-system programming (ISP)?
Yes, the R5F113PLCLFB#35 supports in-system programming via its on-chip debug interface using standard SWD or FINE protocols. No external programmer is required-flashing and debugging can be performed directly through the 6-pin debug connector while the device remains soldered on the target board.
What power supply configurations does the R5F113PLCLFB#35 require?
The R5F113PLCLFB#35 requires two separate power domains: VDD/VSS for digital logic (1.6–5.5 V) and EVDD0/EVSS0 for analog peripherals (same voltage range). A 1.0 μF capacitor must be connected to the REGC pin to stabilize the internal voltage regulator supplying the analog section.
How many ADC channels does the R5F113PLCLFB#35 support, and what is their resolution?
The R5F113PLCLFB#35 integrates a 12-bit successive-approximation ADC with 24 selectable input channels. It supports hardware averaging across up to 32 samples per conversion and programmable sample-and-hold timing-enabling precise measurements in noisy industrial environments.
Is the R5F113PLCLFB#35 qualified for automotive applications?
No, the R5F113PLCLFB#35 is rated as a Standard-grade device per Renesas' quality classification and is intended for industrial, consumer, and office equipment-not automotive or safety-critical transportation systems. For automotive use, Renesas offers the RL78/F14 or RH850 families with AEC-Q100 qualification.
R5F113PLCLFB#35 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RL78/F15
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CANbus, CSI, I2C, LINbus, SPI, UART/USART
- Peripherals:
- LVD, POR, PWM, WDT
- Number of I/O:
- 86
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 16K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 33x10b SAR; D/A 1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F113PLCLFB#35 FAQ
1.How can I place an order for R5F113PLCLFB#35 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F113PLCLFB#35 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F113PLCLFB#35 reliable?
The price and inventory of R5F113PLCLFB#35 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F113PLCLFB#35 is usually 5 days.
3.What payment methods are accepted for R5F113PLCLFB#35?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F113PLCLFB#35 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F113PLCLFB#35?
R5F113PLCLFB#35 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F113PLCLFB#35 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F113PLCLFB#35?
For technical support, including R5F113PLCLFB#35 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F113PLCLFB#35 requirements.
6.How does Aetrix verify that R5F113PLCLFB#35 is sourced from the original manufacturer or authorized distributors?
All R5F113PLCLFB#35 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F113PLCLFB#35 meets industry standards.
7.What is the process for return or replacement of R5F113PLCLFB#35?
All R5F113PLCLFB#35 units undergo pre-shipment inspection (PSI). If there is an issue with R5F113PLCLFB#35, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F113PLCLFB#35 part is unused and in its original packaging.
Return procedure for R5F113PLCLFB#35:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F113PLCLFB#35 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
