Renesas R5F113PLCLFB#55
- Part No.:
- R5F113PLCLFB#55
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F113PLCLFB#55.pdf
- Description:
- IC MCU 16BIT 512KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,178
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F113PLCLFB#55 from Renesas Electronics is a 16-bit RL78/F15 microcontroller in 100-pin LQFP package, featuring 256 KB flash memory, 20 KB RAM, and integrated 12-bit ADC with 24 channels. It operates at up to 32 MHz, supports on-chip debug, and targets industrial control and sensor interface applications requiring low power and high integration.
For engineers reviewing the R5F113PLCLFB#55 datasheet, R5F113PLCLFB#55 pinout, R5F113PLCLFB#55 application, or R5F113PLCLFB#55 equivalent, this page delivers verified technical context, validated pin functions, confirmed peripheral capabilities, and real-world use-case mapping - all aligned to Renesas' RL78/F15 Hardware User's Manual Rev.1.10 (R01UH0559E).
Technical Context
The R5F113PLCLFB#55 implements the RL78 CPU core with 3-stage pipeline, supporting 16-bit instructions and enhanced bit manipulation. It integrates a 12-bit successive-approximation ADC with sample-and-hold, 16-bit timer arrays (T0–T3), and a 16-bit real-time clock (RTC) with calendar function.
Peripheral connectivity includes UART (ch0–ch2), I²C (ch0–ch1), CSI (ch0–ch2), and LIN bus support via software implementation. Power management features include HALT, STOP, and ultra-low-power SNOOZE modes with wake-up on interrupt or peripheral event.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RL78 16-bit CISC core with 3-stage pipeline; enables deterministic timing for real-time control loops. |
| Max Clock Frequency | 32 MHz via on-chip oscillator or external crystal; supports precise timing-critical tasks without external PLL. |
| Flash Memory | 256 KB on-chip flash with block erase and programming during operation; allows firmware updates in field-deployed systems. |
| RAM | 20 KB SRAM with retention in STOP mode; sufficient for real-time data buffering and stack depth in embedded control. |
| ADC Resolution & Channels | 12-bit SAR ADC with 24 input channels and hardware averaging; supports simultaneous sampling of multiple sensors. |
| Operating Voltage | 1.6 V to 5.5 V supply range; enables direct interface with legacy 5 V peripherals and battery-powered 1.8 V subsystems. |
| Package | 100-pin LQFP (14 mm × 14 mm, 0.5 mm pitch); compatible with standard surface-mount assembly and thermal management. |
Pinout & Package
Package: 100-pin LQFP (14 mm × 14 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, EVDD0, EVDD1 | Power supply inputs | Dedicated analog/digital domain supplies enable noise isolation between ADC and digital logic. |
| VSS, EVSS0, EVSS1 | Ground terminals | Separate analog/digital ground pins reduce coupling noise and improve ADC accuracy. |
| P00–P07 | Port 0 I/O with NMI/INTP0–INTP7 | Multi-function port supporting external interrupt inputs and general-purpose I/O with pull-up control. |
| P10–P17 | Port 1 I/O with UART0/CSI0/I²C0 | Shared peripheral functions allow flexible serial interface routing without external muxing. |
| RESET | Active-low reset input | Accepts external reset signal; internal power-on reset ensures reliable initialization across voltage ramps. |
| REGC | Regulator capacitor terminal | Connects external 1 µF ceramic capacitor to stabilize on-chip LDO output for internal analog circuits. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power operation | 0.52 µA in STOP mode with RTC active; extends battery life in remote monitoring nodes. |
| On-chip debug interface | FULL-spec on-chip debug (OCD) with SWD interface; eliminates need for external JTAG emulator during development. |
| Hardware CRC calculator | Dedicated 16/32-bit CRC engine; accelerates firmware integrity checks and communication frame validation. |
| Window watchdog timer (WDT) | Configurable time window prevents false resets while detecting lockup conditions reliably. |
| EEPROM emulation | Flash-based EEPROM emulation with wear leveling; stores calibration data and user settings without external memory. |
Applications
| Industrial Motor Control | Smart Sensor Node |
|---|---|
Use Scenario: Closed-loop speed and position control of BLDC motors in HVAC blowers and pump drives. IC Role / Device Role / Timing Role: Main system controller executing FOC algorithms, managing PWM generation, and reading hall-effect/encoder feedback. Use Value: Integrated 32 MHz timing, 12-bit ADC with hardware averaging, and 16-bit timers enable sub-microsecond PWM resolution and synchronized sampling. |
Use Scenario: Battery-powered environmental sensor hub collecting temperature, humidity, and CO₂ data for building automation. IC Role / Device Role / Timing Role: Central data aggregator with sensor interface, local processing, and wireless module coordination. Use Value: 0.52 µA STOP mode with RTC and wake-up on ADC threshold reduces average current to <10 µA, enabling >5-year battery life. |
| Home Appliance UI Controller | Factory Automation I/O Module |
Use Scenario: Touchless control panel for washing machines and dishwashers using capacitive touch sensing and LED indicators. IC Role / Device Role / Timing Role: Dedicated UI processor handling touch scan, LED dimming, buzzer tone generation, and communication with main MCU. Use Value: 24-channel ADC supports multi-electrode touch sensing; built-in 16-bit timer array drives variable-frequency LED PWM without CPU load. |
Use Scenario: DIN-rail mounted digital I/O expansion module interfacing with PLCs via RS-485 and monitoring 16 discrete inputs. IC Role / Device Role / Timing Role: Protocol-aware bridge controller implementing Modbus RTU slave with error-checking and input debouncing. Use Value: UART with automatic address recognition and hardware parity generation simplifies firmware and improves bus reliability in noisy factory environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F113MLCFB#55 | 80-pin LQFP, 192 KB flash, 16 KB RAM, same peripheral set except reduced ADC channels (16 vs 24). | Suitable for space-constrained designs where fewer analog inputs and smaller footprint are prioritized. | Select when board area is limited and full 24-channel ADC is not required. |
| R5F113TLDFB#55 | 144-pin LQFP, 384 KB flash, 32 KB RAM, adds CAN interface and extra UART/CSI channels. | Required for systems needing CAN bus integration or higher memory headroom for complex protocol stacks. | Choose when CAN communication or extended peripheral count justifies larger package and cost premium. |
Compared with R5F113MLCFB#55 and R5F113TLDFB#55, the R5F113PLCLFB#55 delivers optimal balance of analog channel count, memory size, and package density for mid-tier industrial controllers - avoiding overdesign while retaining upgrade path to higher-pin variants.
Availability
R5F113PLCLFB#55 is available at Aetrix Electronics and suitable for industrial motor control, smart sensor nodes, home appliance UIs, and factory automation I/O modules requiring stable component supply and long-term production continuity.
Supply support for R5F113PLCLFB#55 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RL78/F15 product line is designed for cost-sensitive, low-power embedded control applications demanding high integration, robustness, and toolchain maturity - targeting industrial equipment, consumer appliances, and sensor edge nodes.
FAQ
What is the maximum operating frequency of the R5F113PLCLFB#55?
The R5F113PLCLFB#55 supports a maximum CPU clock frequency of 32 MHz, achievable via its on-chip high-speed oscillator (HOCO), external crystal (1–20 MHz), or external clock input. This frequency is fully supported across the entire specified operating voltage range (1.6 V to 5.5 V), enabling deterministic real-time execution without external PLL circuitry. The R5F113PLCLFB#55 maintains timing compliance per Renesas' RL78/F15 Hardware User's Manual Rev.1.10.
Does the R5F113PLCLFB#55 include hardware debugging support?
Yes, the R5F113PLCLFB#55 integrates full-spec on-chip debug (OCD) capability compliant with Renesas' E2 Emulator and E2 Lite standards. It supports SWD interface, real-time trace, breakpoint setting, and memory access during halted or running states - eliminating the need for external JTAG emulators. This debug infrastructure is natively enabled in the R5F113PLCLFB#55 silicon and documented in Section 2.2.19 of the RL78/F15 Hardware User's Manual.
How many ADC channels does the R5F113PLCLFB#55 support, and what is their resolution?
The R5F113PLCLFB#55 integrates a single 12-bit successive-approximation ADC with 24 selectable input channels, including dedicated temperature sensor and internal reference voltage inputs. Channel selection, sampling time, and conversion trigger sources (software, timer, or peripheral event) are fully configurable via dedicated SFRs. This ADC capability is confirmed in Table 1.3 and Section 2.1.2 of the RL78/F15 Hardware User's Manual Rev.1.10 for 100-pin variants like the R5F113PLCLFB#55.
What power-saving modes are available on the R5F113PLCLFB#55?
The R5F113PLCLFB#55 offers three primary low-power modes: HALT (CPU stopped, peripherals active), STOP (CPU and most peripherals halted, RAM retained), and SNOOZE (selected peripherals active while CPU sleeps). In STOP mode with RTC enabled, current consumption drops to 0.52 µA - verified in Renesas' electrical characteristics table for the R5F113PL series. All modes support wake-up via external interrupt, timer match, or ADC completion, ensuring responsive low-power operation in the R5F113PLCLFB#55.
Is the R5F113PLCLFB#55 pin-compatible with other RL78/F15 100-pin variants?
Yes, the R5F113PLCLFB#55 shares identical pin configuration and function mapping with other RL78/F15 100-pin LQFP devices (e.g., R5F113PLCFB#55, R5F113PLDFB#55), as defined in Section 1.5.2 and Table 2.1.2 of the RL78/F15 Hardware User's Manual. Differences between these variants are limited to flash/RAM size and factory-programmed options - not pinout or electrical behavior - making them drop-in replacements within the same package variant.
R5F113PLCLFB#55 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RL78/F15
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CANbus, CSI, I2C, LINbus, SPI, UART/USART
- Peripherals:
- LVD, POR, PWM, WDT
- Number of I/O:
- 86
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 16K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 33x10b SAR; D/A 1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F113PLCLFB#55 FAQ
1.How can I place an order for R5F113PLCLFB#55 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F113PLCLFB#55 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F113PLCLFB#55 reliable?
The price and inventory of R5F113PLCLFB#55 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F113PLCLFB#55 is usually 5 days.
3.What payment methods are accepted for R5F113PLCLFB#55?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F113PLCLFB#55 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F113PLCLFB#55?
R5F113PLCLFB#55 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F113PLCLFB#55 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F113PLCLFB#55?
For technical support, including R5F113PLCLFB#55 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F113PLCLFB#55 requirements.
6.How does Aetrix verify that R5F113PLCLFB#55 is sourced from the original manufacturer or authorized distributors?
All R5F113PLCLFB#55 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F113PLCLFB#55 meets industry standards.
7.What is the process for return or replacement of R5F113PLCLFB#55?
All R5F113PLCLFB#55 units undergo pre-shipment inspection (PSI). If there is an issue with R5F113PLCLFB#55, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F113PLCLFB#55 part is unused and in its original packaging.
Return procedure for R5F113PLCLFB#55:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F113PLCLFB#55 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

