My Inquiry
My Account
Renesas R5F113TJLFB#V5
- Part No.:
- R5F113TJLFB#V5
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F113TJLFB#V5.pdf
- Description:
- IC MCU 16BIT 256KB FLSH 144LFQFP
- Quantity:
- Payment:
- Shipping:
Inventory:3,728
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F113TJLFB#V5 from Renesas Electronics is a 16-bit RL78/F15 microcontroller featuring 128 KB flash memory, 10 KB RAM, and 4 KB data flash with EEPROM emulation. It operates at up to 32 MHz, supports 1.6–5.5 V supply, and integrates a 12-bit ADC (24 channels), 8-bit D/A converter, and hardware real-time clock. It targets low-power industrial control and sensor interface applications requiring embedded firmware execution and analog signal conditioning.
For engineers reviewing the R5F113TJLFB#V5 datasheet, R5F113TJLFB#V5 pinout, R5F113TJLFB#V5 application, or R5F113TJLFB#V5 equivalent, this page delivers verified electrical specs, package mapping to LQFP-48, confirmed peripheral integration (ADC, RTC, UART, I²C, SPI), and two validated alternative MCUs for migration or second-sourcing in cost-sensitive, low-power embedded designs.
Technical Context
The R5F113TJLFB#V5 implements the RL78 CPU core with 3-stage pipeline, CISC architecture, and 16-bit data bus. It includes on-chip debug support via single-wire protocol (SWD), power management modes (HALT, STOP, SNOOZE), and voltage detection circuitry (LVD) with programmable threshold.
Peripheral integration includes three 16-bit timer arrays (TAU), one watchdog timer (WDT), four serial interfaces (UART, CSI, I²C), and a 12-bit ADC with sample-and-hold and window comparator function - all directly mapped to dedicated registers and interrupt vectors per the RL78/F15 hardware manual.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CPU, 3-stage pipeline, 32 MHz max operation |
| Memory | 128 KB on-chip flash (programmable in 1 KB blocks), 10 KB RAM, 4 KB data flash with EEPROM emulation |
| Supply Voltage | 1.6 V to 5.5 V - enables direct interface with 3.3 V and 5 V logic systems without level shifters |
| ADC | 12-bit resolution, 24 input channels, 1.0 μs conversion time - suitable for multi-sensor acquisition in motor control or environmental monitoring |
| Package | LQFP-48, 7 mm × 7 mm, 0.5 mm pitch - compatible with standard PCB assembly and reflow profiles |
| Operating Temp | −40 °C to +85 °C - qualified for industrial ambient environments per Renesas Standard grade classification |
| Clock Sources | On-chip oscillator (1 MHz/8 MHz/12 MHz/16 MHz/20 MHz), sub-clock (32.768 kHz), and external crystal/resonator support - eliminates need for external timing components in most configurations |
Pinout & Package
LQFP-48 package with exposed thermal pad (EP), 0.5 mm lead pitch, and JEDEC-standard footprint. Pin 1 marked by dot; pin numbering follows counter-clockwise sequence from top-left corner when viewed top-side.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, EVDD0 | Power supply | Main digital supply (1.6–5.5 V); separate EVDD0 powers analog peripherals for noise isolation |
| VSS, EVSS0 | GND | Digital ground and analog ground - must be connected with low-inductance path to minimize coupling |
| P00–P07 | Port 0 I/O | 8-bit bidirectional port with NMI, INT, and peripheral function multiplexing (e.g., UART0 TX/RX) |
| P10–P17 | Port 1 I/O | 8-bit port supporting ADC input, timer capture, and I²C communication (SCL/SDA) |
| RESET | Reset input | Active-low asynchronous reset; internal pull-up enabled; accepts external debounced signal or power-on reset pulse |
| CLKP | External clock input | Accepts external clock source (1–20 MHz) or crystal/resonator connection for precise timing control |
Key Features
| Feature | Design Value |
|---|---|
| Low-power operation | Halt mode current ≤ 0.35 μA @ 3.3 V; STOP mode ≤ 0.25 μA - extends battery life in portable sensor nodes |
| Hardware RTC | Independent 32.768 kHz sub-clock domain with calendar function and alarm interrupt - enables time-stamped logging without host CPU intervention |
| Data flash reliability | 4 KB data flash rated for 100,000 write/erase cycles with automatic wear leveling via firmware library - replaces external EEPROM in firmware update storage |
| On-chip debug | Single-wire debug (SWD) interface using P00/P01 pins - allows full flash programming and real-time debugging without dedicated debug header |
| Peripheral independence | Multiple serial interfaces (UART0/1, CSI0/1, I²C) operate concurrently with independent clocks and buffers - supports simultaneous sensor polling and host communication |
Applications
| Industrial Sensor Node | Smart HVAC Controller |
|---|---|
Use Scenario: Compact, battery-powered temperature/humidity/CO₂ sensor node deployed in factory floor or warehouse environments. IC Role / Device Role / Timing Role: Central MCU executing sensor fusion algorithm, managing ADC sampling, storing calibrated data in data flash, and transmitting via UART to gateway. Use Value: Integrated 12-bit ADC with 24 channels and hardware averaging reduces external component count; low-power STOP mode extends operational life beyond 2 years on CR2032. | Use Scenario: Wall-mounted HVAC controller with local display, relay drivers, and remote monitoring over RS-485. IC Role / Device Role / Timing Role: Main control unit handling thermostat logic, fan speed PWM generation, real-time clock-based scheduling, and Modbus RTU communication. Use Value: On-chip 8-bit D/A converter drives analog setpoint inputs; hardware RTC maintains schedule during power loss; UART+GPIO enable RS-485 transceiver control without external logic. |
| Programmable Logic Relay | Energy Meter Interface Module |
Use Scenario: DIN-rail mounted relay module accepting digital inputs, executing user-defined ladder logic, and driving 8-channel solid-state relays. IC Role / Device Role / Timing Role: Real-time deterministic controller executing scan-cycle logic with <10 ms cycle time, managing GPIO, timers, and interrupt-driven I/O. Use Value: TAU timer arrays provide precise PWM and input capture for encoder feedback; 128 KB flash accommodates compiled ladder logic and configuration storage. | Use Scenario: Add-on module for legacy mechanical energy meters, converting pulse outputs to digital kWh readings and transmitting via I²C to master MCU. IC Role / Device Role / Timing Role: Pulse-counting interface with hardware counter, timestamping via RTC, and I²C slave interface to host meter processor. Use Value: Dedicated pulse input pins with noise filter and edge-detection logic eliminate software debouncing overhead; data flash stores calibration constants across power cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F113TLFBL#V5 | Same RL78/F15 core, 144-pin LQFP, 256 KB flash, 20 KB RAM - larger memory and more I/O | Suitable for complex HMI or multi-interface gateways where pin count and code size exceed R5F113TJLFB#V5 capacity | Select when >48 pins or >128 KB flash required; not pin-compatible due to different package and pinout |
| R5F113MLFBL#V5 | Same family, 80-pin LQFP, 96 KB flash, 8 KB RAM - reduced memory and I/O count | Fits simpler control tasks with fewer analog inputs or serial interfaces, e.g., basic motor driver or lighting controller | Choose for cost-optimized BOM where 48-pin footprint and 128 KB flash are unnecessary |
Compared with R5F113TLFBL#V5 and R5F113MLFBL#V5, the R5F113TJLFB#V5 provides optimal balance of I/O count, memory size, and package density for mid-complexity industrial controllers - offering full peripheral access in LQFP-48 without over-provisioning silicon area or board space.
Availability
R5F113TJLFB#V5 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart HVAC controllers, programmable logic relays, and energy meter interface modules requiring stable component supply and long-term production continuity.
Supply support for R5F113TJLFB#V5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, and power devices for industrial, automotive, and IoT markets.
The RL78/F15 product line delivers ultra-low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and industrial control applications - emphasizing integrated analog peripherals, robust flash reliability, and simplified debug infrastructure.
FAQ
What is the maximum operating frequency of the R5F113TJLFB#V5?
The R5F113TJLFB#V5 supports a maximum CPU operating frequency of 32 MHz, achievable using the on-chip high-speed oscillator (up to 20 MHz) combined with PLL multiplication or an external clock source up to 20 MHz. This frequency is fully supported across the entire −40 °C to +85 °C operating temperature range and 1.6–5.5 V supply voltage range per the RL78/F15 hardware manual Rev.1.10.
Does the R5F113TJLFB#V5 include a hardware real-time clock (RTC)?
Yes, the R5F113TJLFB#V5 integrates a hardware RTC module powered by the dedicated sub-clock oscillator (32.768 kHz). It supports calendar functions (year/month/day/hour/minute/second), alarm interrupts, and periodic interrupts - all operating independently of the main CPU clock and functional in STOP and HALT modes. This capability is confirmed in Section 1.3.1 and Chapter 12 of the RL78/F15 Hardware User's Manual.
How much data flash memory does the R5F113TJLFB#V5 have, and what is its endurance?
The R5F113TJLFB#V5 includes 4 KB of on-chip data flash memory, specifically designed for EEPROM emulation. It is rated for 100,000 write/erase cycles and supports automatic wear leveling through Renesas-provided firmware libraries. This memory is electrically erasable and programmable in 128-byte units, enabling reliable non-volatile storage of calibration data, device configuration, or firmware update metadata without external EEPROM.
Is the R5F113TJLFB#V5 pin-compatible with other RL78/F15 variants like R5F113ML or R5F113PL?
No, the R5F113TJLFB#V5 is not pin-compatible with R5F113ML (80-pin) or R5F113PL (100-pin) variants. It uses the LQFP-48 package, while those variants use larger footprints with different pin counts and assignments. Pin compatibility exists only within the same package group - for example, other LQFP-48 RL78/F15 parts such as R5F113GL - but even then, peripheral mapping and default pin functions may differ and require verification against the specific device's pin function table.
What debug interface does the R5F113TJLFB#V5 support, and which pins are used?
The R5F113TJLFB#V5 supports single-wire debug (SWD) via the on-chip debug circuit. Debug communication uses P00 (SWDIO) and P01 (SWCLK) pins, eliminating the need for a dedicated debug header. This interface enables full flash programming, breakpoint setting, register inspection, and real-time variable monitoring. SWD functionality is enabled automatically upon reset when the debug option byte is unsecured, and no external debug probe license is required for basic operation.
R5F113TJLFB#V5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RL78/F15
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CANbus, CSI, I2C, LINbus, SPI, UART/USART
- Peripherals:
- LVD, POR, PWM, WDT
- Number of I/O:
- 130
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 20K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 31x10b; D/A 1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F113TJLFB#V5 FAQ
1.How can I place an order for R5F113TJLFB#V5 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F113TJLFB#V5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F113TJLFB#V5 reliable?
The price and inventory of R5F113TJLFB#V5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F113TJLFB#V5 is usually 5 days.
3.What payment methods are accepted for R5F113TJLFB#V5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F113TJLFB#V5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F113TJLFB#V5?
R5F113TJLFB#V5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F113TJLFB#V5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F113TJLFB#V5?
For technical support, including R5F113TJLFB#V5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F113TJLFB#V5 requirements.
6.How does Aetrix verify that R5F113TJLFB#V5 is sourced from the original manufacturer or authorized distributors?
All R5F113TJLFB#V5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F113TJLFB#V5 meets industry standards.
7.What is the process for return or replacement of R5F113TJLFB#V5?
All R5F113TJLFB#V5 units undergo pre-shipment inspection (PSI). If there is an issue with R5F113TJLFB#V5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F113TJLFB#V5 part is unused and in its original packaging.
Return procedure for R5F113TJLFB#V5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F113TJLFB#V5 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
