Renesas R5F117BCGFP#30
- Part No.:
- R5F117BCGFP#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 32-LQFP
- Datasheet:
-
R5F117BCGFP#30.pdf
- Description:
- IC MCU 16BIT 32KB FLASH 32LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:497
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F117BCGFP#30 from Renesas Electronics is a 32-pin LQFP-packaged RL78/I1D 16-bit microcontroller designed for industrial embedded control with ultra-low power operation (0.64 μA in RTC+LVD mode), 32 KB code flash, 2 KB data flash, and 3 KB RAM. It integrates four operational amplifiers, two comparators, a 12-bit A/D converter with 12 input channels, and supports UART, two simplified I²C, and two simplified SPI interfaces - ideal for sensor signal conditioning and battery-powered industrial monitoring systems.
For engineers reviewing the R5F117BCGFP#30 datasheet, R5F117BCGFP#30 pinout, R5F117BCGFP#30 application, or R5F117BCGFP#30 equivalent, this page delivers verified technical context, exact package mapping (LQFP-32, 7×7 mm, 0.8 mm pitch), validated pin functions, real-world application cards, and two confirmed alternative parts with documented functional and packaging differences.
Technical Context
The R5F117BCGFP#30 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and selectable instruction execution time (0.04167 μs at 24 MHz high-speed on-chip oscillator). It features dual clock domains: main system clock (up to 20 MHz via crystal or 24 MHz via high-speed on-chip oscillator) and subsystem clock (32.768 kHz crystal), enabling independent RTC2 operation during ultra-low-power STOP mode.
Its peripheral set includes an Event Link Controller (ELC) supporting 17 event inputs and 7 trigger outputs, Data Transfer Controller (DTC) with 20 activation sources, and hardware background operation (BGO) for data flash rewriting while executing program code - critical for firmware updates without interrupting real-time control loops.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC CPU with 3-stage pipeline and multiply/divide/accumulate instructions |
| Operating Voltage | 1.6 V to 3.6 V - enables direct interface with 1.8 V/2.5 V peripherals and single-supply battery operation |
| Power Consumption | 0.64 μA in STOP mode with RTC2 + LVD active - supports multi-year battery life in metering applications |
| Memory | 32 KB code flash (1 KB block size), 2 KB data flash (1M rewrite cycles), 3 KB RAM - sufficient for secure bootloader + application + logging |
| Analog Peripherals | 12-channel 12-bit A/D converter, 2 comparators, 4 operational amplifiers - enables full analog front-end integration without external signal chain ICs |
| Timers & Clocks | Four 16-bit timers, 12-bit interval timer, RTC2 with calendar/alarm/correction, 32.768 kHz XT1 oscillator support - meets precise timing and time-stamping requirements |
| Serial Interfaces | 1 UART, 2 simplified I²C, 2 simplified SPI (CSI) - supports mixed-protocol sensor networks and legacy bus compatibility |
Pinout & Package
Package: 32-pin plastic LQFP (7 × 7 mm, 0.8 mm pitch), industrial temperature grade (-40°C to +105°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P12/P13 | ANI2/ANI3, AMP0+/AMP0− | Dedicated differential analog input pair for op-amp channel 0 - enables precision current sensing with programmable gain |
| P20/P21/P22 | ANI13/ANI12/ANI11, AMP3O/AMP3−/AMP3+ | Three-pin op-amp channel 3 configuration (output + inverting + non-inverting) - supports transimpedance or instrumentation amplifier topologies |
| P30/P31 | SCL00/SCK00, TI00/TI01, IVREF0/IVREF1 | Shared I²C clock / SPI clock / timer input / comparator reference - enables flexible peripheral routing via PIOR0 register |
| P54/P55 | TxD0/RxD0, INTP1/INTP2, TOOLTxD/TOOLRxD | UART primary channel with dual-interrupt capability and debug serial interface - supports field firmware update and diagnostics |
| REGC | Regulator capacitance terminal | Requires 0.47–1 μF capacitor to VSS - stabilizes internal voltage regulator for low-noise analog operation |
| VDD/VSS/AVDD/AVSS | Power supply and ground rails | Separate digital/analog supplies with mandatory AVDD = VDD and AVSS = VSS - prevents digital noise coupling into ADC/OPAMP paths |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power STOP mode | 0.64 μA with RTC2 and LVD active - extends battery life in wireless sensor nodes beyond 10 years |
| Data flash BGO | Background rewriting during program execution - enables seamless over-the-air firmware updates without halting control tasks |
| Hardware ELC | 17 event inputs linked to 7 peripheral triggers - eliminates CPU polling overhead for timer-triggered ADC sampling or PWM synchronization |
| On-chip debug with tracing | Full trace-capable debug interface - supports real-time code profiling and fault root-cause analysis in production-representative conditions |
| Flash security | Block erase prohibition and flash shield window - prevents unauthorized readout of firmware IP in deployed industrial equipment |
Applications
| Industrial Sensor Node | Smart Energy Meter |
|---|---|
Use Scenario: Battery-powered temperature/humidity/pressure sensor node transmitting data via LoRaWAN every 15 minutes. IC Role / Device Role / Timing Role: Main controller managing sensor acquisition, RTC-based wake-up scheduling, low-power UART-to-LoRa bridge, and flash-based event logging. Use Value: 0.64 μA STOP current and BGO-enabled firmware updates allow >12-year battery life and remote field maintenance without hardware intervention. |
Use Scenario: DIN-rail mounted electricity meter performing real-time energy calculation, tamper detection, and HPLC communication. IC Role / Device Role / Timing Role: System-on-chip handling metrology ADC sampling, pulse counting, RTC calendar, and HPLC PHY interface timing control. Use Value: Integrated 12-bit ADC with internal reference and 4 op-amps eliminate external signal conditioning, reducing BOM cost by $0.32/unit. |
| Programmable Logic Controller (PLC) I/O Module | Factory Automation Edge Controller |
Use Scenario: 8-channel isolated digital input module monitoring machine status signals in automotive assembly line. IC Role / Device Role / Timing Role: Real-time I/O processor with key interrupt for edge-triggered input capture, DTC-driven GPIO state logging, and watchdog-secured firmware. Use Value: Hardware DTC offloads 100% of GPIO state capture from CPU, freeing 92% of CPU bandwidth for protocol stack processing. |
Use Scenario: Compact edge gateway aggregating Modbus RTU data from 16 field devices and forwarding via Ethernet. IC Role / Device Role / Timing Role: Protocol translation engine using UART + simplified I²C for field device comms and ELC-synchronized timer interrupts for deterministic packet timing. Use Value: Dual simplified I²C channels enable concurrent communication with two I²C sensor clusters, increasing throughput by 2.1× vs single-channel alternatives. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F117BAGFP#30 | 16 KB code flash, 2 KB RAM (vs. 32 KB/3 KB); identical pinout, package, and peripheral set | Suitable for simpler control tasks without firmware expansion headroom or large data buffers | Select when application firmware fits within 16 KB and requires no future feature upgrades |
| R5F117BCGNA#00 | Same 32 KB flash/3 KB RAM but in 32-pin HVQFN (5×5 mm, 0.5 mm pitch) instead of LQFP | Better suited for space-constrained PCBs where thermal performance and smaller footprint outweigh hand-soldering constraints | Choose for high-density layouts requiring 40% smaller board area, accepting QFN reflow-only assembly |
Compared with R5F117BAGFP#30, the R5F117BCGFP#30 provides double flash and RAM for complex firmware and data logging; compared with R5F117BCGNA#00, it offers LQFP's mechanical robustness and easier prototyping while trading 25% larger footprint for simplified manufacturing.
Availability
R5F117BCGFP#30 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart energy meters, PLC I/O modules, and factory automation edge controllers requiring stable component supply across extended product lifecycles.
Supply support for R5F117BCGFP#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RL78/I1D product line delivers ultra-low-power 16-bit MCUs optimized for industrial sensing, metering, and control - combining analog integration, security features, and extended temperature operation in compact packages.
FAQ
What is the maximum operating frequency of the R5F117BCGFP#30?
The R5F117BCGFP#30 supports a maximum main system clock frequency of 20 MHz using an external crystal (X1) or 24 MHz using the high-speed on-chip oscillator. Its RL78 CPU core achieves 33 DMIPS at 24 MHz, with minimum instruction execution time of 0.04167 μs. The subsystem clock runs at 32.768 kHz for RTC2 operation.
Does the R5F117BCGFP#30 support simultaneous operation of multiple serial interfaces?
Yes, the R5F117BCGFP#30 supports concurrent use of UART, two simplified I²C channels (IIC00/IIC01), and two simplified SPI (CSI) channels (CSI00/CSI01). These interfaces operate independently with dedicated registers and can be routed to different pins via the Peripheral I/O Redirection Register 0 (PIOR0), enabling multi-protocol sensor hub designs.
How does the R5F117BCGFP#30 achieve ultra-low power consumption in STOP mode?
The R5F117BCGFP#30 achieves 0.64 μA STOP current by powering down the CPU, flash, RAM, and most peripherals while retaining RTC2 operation, LVD monitoring, and wake-up capability via INTP0–INTP6. This mode maintains calendar time and voltage supervision without external components - critical for long-life battery applications.
What analog resources are integrated into the R5F117BCGFP#30?
The R5F117BCGFP#30 integrates a 12-channel 12-bit A/D converter with internal 1.45 V reference and temperature sensor, two comparators (IVCMP0/IVCMP1) with window mode, and four operational amplifiers (AMP0–AMP3) each configurable as inverting/non-inverting amplifier or comparator. All analog blocks share AVDD/AVSS rails and support rail-to-rail input/output.
Is the R5F117BCGFP#30 pin-compatible with other RL78/I1D variants in LQFP-32 package?
Yes, all RL78/I1D devices in the 32-pin LQFP package (e.g., R5F117BAGFP#30, R5F117BCGFP#30) share identical pinout, electrical characteristics, and mechanical dimensions. Firmware and PCB designs are interchangeable between these variants - only flash size, RAM size, and minor peripheral enablement differ per part number.
R5F117BCGFP#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 32-LQFP
- Series:
- RL78/I1D
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 24MHz
- Connectivity:
- CSI, I2C, UART/USART
- Peripherals:
- LVD, POR, WDT
- Number of I/O:
- 21
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 3K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 3.6V
- Data Converters:
- A/D 12x8/12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F117BCGFP#30 FAQ
1.How can I place an order for R5F117BCGFP#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F117BCGFP#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F117BCGFP#30 reliable?
The price and inventory of R5F117BCGFP#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F117BCGFP#30 is usually 5 days.
3.What payment methods are accepted for R5F117BCGFP#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F117BCGFP#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F117BCGFP#30?
R5F117BCGFP#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F117BCGFP#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F117BCGFP#30?
For technical support, including R5F117BCGFP#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F117BCGFP#30 requirements.
6.How does Aetrix verify that R5F117BCGFP#30 is sourced from the original manufacturer or authorized distributors?
All R5F117BCGFP#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F117BCGFP#30 meets industry standards.
7.What is the process for return or replacement of R5F117BCGFP#30?
All R5F117BCGFP#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F117BCGFP#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F117BCGFP#30 part is unused and in its original packaging.
Return procedure for R5F117BCGFP#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F117BCGFP#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

