My Inquiry
My Account
Renesas R5F117GCGFB#30
- Part No.:
- R5F117GCGFB#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
R5F117GCGFB#30.pdf
- Description:
- IC MCU 16BIT 32KB FLASH 48LFQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F117GCGFB#30 from Renesas is a 48-pin LFQFP-packaged RL78/I1D 16-bit microcontroller for industrial applications (TA = −40 to +105°C), featuring 32 KB code flash, 2 KB data flash, 3 KB RAM, 17-channel 12-bit A/D converter, and ultra-low power operation (0.64 μA in RTC+LVD mode). It integrates four operational amplifiers, two comparators, UART, dual simplified I²C, dual CSI, real-time clock with calendar, and event link controller - suited for sensor signal conditioning and battery-powered industrial control nodes.
For engineers reviewing the R5F117GCGFB#30 datasheet, R5F117GCGFB#30 pinout, R5F117GCGFB#30 application, or R5F117GCGFB#30 equivalent, key selection criteria include its 48-pin LFQFP-0.5 mm pitch package, 32 KB flash/3 KB RAM memory configuration, support for 17 analog inputs with internal temperature sensor and 1.45 V reference, and verified operation across −40°C to +105°C with 1.6–3.6 V supply.
Technical Context
The R5F117GCGFB#30 implements the RL78 CPU core with 3-stage pipeline, supporting instruction execution times from 0.04167 μs (24 MHz high-speed on-chip oscillator) to 66.6 μs (15 kHz low-speed oscillator). Its clock system includes independent main (up to 20 MHz) and subsystem (32.768 kHz) domains, enabling simultaneous high-performance processing and ultra-low-power RTC operation.
Peripheral integration includes a 22-source Event Link Controller (ELC) for hardware-triggered peripheral chaining, Data Transfer Controller (DTC) with background data flash rewriting capability (1M write cycles), and programmable port functions via Peripheral I/O Redirection Register 0 (PIOR0), allowing dynamic assignment of serial interfaces and timer I/O to multiple pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline, 1 MB address space, 33 DMIPS @ 24 MHz |
| Memory | 32 KB code flash (1 KB block), 2 KB data flash (BGO supported), 3 KB RAM |
| Power Consumption | 0.64 μA in STOP mode with RTC2 + LVD active; 58.3 μA/MHz in active mode @ 24 MHz |
| Analog Peripherals | 17-channel 12-bit A/D (VDD-referenced), 2 comparators, 4 op-amps (AMP0–AMP3), internal 1.45 V ref & temp sensor |
| Timers & Clock | 4× 16-bit timers, 1× 12-bit interval timer, 4× 8-bit interval timers, RTC with calendar/alarm/correction, 32.768 kHz XT1 input |
| Serial Interfaces | Dual simplified SPI (CSI00/CSI01), dual simplified I²C (IIC00/IIC01), 1× UART0, SSI00, 22-event ELC trigger support |
| Supply & Temp | 1.6–3.6 V operation; industrial grade −40°C to +105°C ambient; on-chip POR/LVD (12-level detection) |
Pinout & Package
48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch); exposed pad recommended to be connected to VSS per datasheet caution.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00–P04 | Analog input / general I/O | Support ANI16–ANI18; CMOS I/O with TTL input buffer and pull-up options |
| P10–P17 | Analog input / op-amp I/O | ANI0–ANI7, AMP0+/AMP0−, AMP1+/AMP1−, AVREFP/AVREFM |
| P20–P25 | Analog input / op-amp I/O | ANI8–ANI13, AMP2+/AMP2−, AMP3+/AMP3−, IVCMP0/IVCMP1 |
| P30–P33 | Serial interface / timer I/O | SCK00/SCL00/SI00/SO00, TI00–TI03, TO00–TO03, PCLBUZ0/IVREF0/IVREF1 |
| P50–P57 | Serial interface / interrupt / debug | RTC1HZ, KR0–KR2, SCK01/SI01/SO01, TxD0/RxD0/SDA00, INTP1–INTP4 |
| P60–P63 | Serial interface / general I/O | SSI00, CMOS I/O with N-ch open-drain option (6 V tolerant on P60–P63) |
| P121–P124 | Clock inputs | X1/X2 (main oscillator), XT1/XT2 (subsystem oscillator) |
| REGC | Regulator capacitor terminal | Must connect 0.47–1 μF capacitor to VSS; regulates internal LDO stability |
| VDD / VSS / AVDD / AVSS | Power and ground | Separate digital/analog supplies; AVDD/AVSS must match VDD/VSS potentials per cautions |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power STOP mode | 0.64 μA retention with RTC2 + LVD enabled - enables decade-scale battery life in metering applications |
| Data flash BGO | Background rewriting during program execution allows seamless firmware updates without halting real-time control |
| 4-channel operational amplifiers | Configurable as PGA, comparator front-end, or signal conditioner - eliminates need for external op-amp ICs |
| Event Link Controller (ELC) | Hardware-triggered peripheral chaining (20 event sources → 7 outputs) reduces CPU overhead in sensor fusion tasks |
| Self-programming with boot swap | Secure in-field firmware update with rollback protection using dual flash banks and flash shield window |
| On-chip debug with trace | Full ICE support including real-time trace buffer - accelerates validation of timing-critical ISR and peripheral interactions |
Applications
| Industrial Sensor Node | Smart Energy Meter |
|---|---|
|
Use Scenario: Battery-powered temperature/humidity/pressure sensing node with wireless telemetry. IC Role / Device Role / Timing Role: Central controller managing analog sensor acquisition (17-channel A/D), op-amp signal conditioning, RTC timestamping, and UART/CSI communication. Use Value: 0.64 μA STOP mode extends 10-year battery life; integrated op-amps and comparators reduce BOM count by 3–4 discrete components. |
Use Scenario: DIN-rail mounted electricity meter requiring metrology-grade accuracy and tamper detection. IC Role / Device Role / Timing Role: Main MCU handling pulse counting (via TI0x), RTC-based billing intervals, secure firmware updates, and isolated RS-485 communication. Use Value: Dual simplified I²C interfaces enable simultaneous connection to metrology ADC and security EEPROM; 32 KB flash supports DLMS/COSEM protocol stack. |
| Programmable Logic Controller (PLC) I/O Module | Factory Automation Edge Controller |
|
Use Scenario: Compact 8-channel digital input/output module for distributed control in harsh industrial environments. IC Role / Device Role / Timing Role: Real-time I/O manager with 42 GPIOs, INTP0–INTP6 for fast edge-triggered interrupts, and PWM buzzer output for status indication. Use Value: −40°C to +105°C rating ensures reliability in unconditioned cabinets; N-ch open-drain I/O (6 V tolerant) directly interfaces with 24 V PLC field wiring. |
Use Scenario: Local machine controller aggregating data from multiple sensors and actuators before forwarding to cloud gateway. IC Role / Device Role / Timing Role: Edge processor executing local PID loops (using MULDIV unit), logging sensor history to data flash, and synchronizing time via RTC2 + 1 Hz correction signal. Use Value: 3 KB RAM accommodates multi-buffered sensor logs; ELC-triggered DTC transfers enable zero-CPU-cycle data movement between A/D and flash. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F117GAGFB#30 | Same package and pinout; 16 KB code flash (vs. 32 KB), 2 KB RAM (vs. 3 KB), identical peripherals and temp range | Targeted at cost-sensitive designs where firmware size < 16 KB and RAM usage ≤ 2 KB | Select when full 32 KB flash is unnecessary - reduces bill-of-materials cost without layout change |
| R5F117BCGNA#00 | 32-pin HVQFN (5 × 5 mm), 32 KB flash/2 KB RAM, same RL78/I1D core but only 12-channel A/D, 2 op-amps, no N-ch open-drain I/O | Better suited for space-constrained consumer or white goods applications with lower analog channel count | Choose for compact PCBs where 48-pin footprint is prohibitive and analog integration requirements are reduced |
Compared with R5F117GAGFB#30, the R5F117GCGFB#30 provides double flash capacity and +1 KB RAM for complex protocol stacks or data logging; versus R5F117BCGNA#00, it delivers 5 additional analog channels, 2 extra op-amps, and industrial-grade I/O drive - justifying the larger LFQFP package in demanding sensor fusion applications.
Availability
R5F117GCGFB#30 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart energy meters, PLC I/O modules, and factory automation edge controllers requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for R5F117GCGFB#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/I1D product line delivers true low-power 16-bit MCUs optimized for industrial sensing and control, combining ultra-low standby current, rich analog integration, and robust operation from −40°C to +105°C.
FAQ
What is the maximum operating frequency and instruction throughput of the R5F117GCGFB#30?
The R5F117GCGFB#30 achieves 33 DMIPS at 24 MHz using its high-speed on-chip oscillator, with minimum instruction execution time of 0.04167 μs. Its RL78 CPU core supports up to 20 MHz main system clock (X1) and 24 MHz high-speed on-chip oscillator (fIH), both validated across the full −40°C to +105°C industrial temperature range. The R5F117GCGFB#30 maintains this performance under 1.6–3.6 V supply conditions.
Does the R5F117GCGFB#30 support background data flash rewriting while executing application code?
Yes, the R5F117GCGFB#30 supports Background Operation (BGO) for data flash memory. Instructions can be executed from program memory while rewriting the 2 KB data flash - essential for reliable firmware parameter storage and over-the-air updates. The R5F117GCGFB#30 guarantees 1,000,000 rewrite cycles at VDD = 1.8–3.6 V, with dedicated flash library support starting at RAM address FF300H.
How many analog input channels and what A/D resolution does the R5F117GCGFB#30 provide?
The R5F117GCGFB#30 provides 17 analog input channels (ANI0–ANI13, ANI16–ANI18) with selectable 8-bit or 12-bit resolution. It includes an internal 1.45 V reference voltage and temperature sensor, and supports VDD-referenced conversion across the full 1.6–3.6 V supply range. All 17 channels are accessible in the 48-pin LFQFP package of the R5F117GCGFB#30.
What serial communication interfaces are integrated into the R5F117GCGFB#30?
The R5F117GCGFB#30 integrates dual simplified SPI (CSI00 and CSI01), dual simplified I²C (IIC00 and IIC01), one UART0 channel, one SSI00 interface, and supports software-configurable pin mapping via PIOR0. This enables concurrent communication with multiple sensors, EEPROMs, and transceivers - all without external level shifters, as the R5F117GCGFB#30 supports 1.8/2.5 V device interfacing.
What is the industrial temperature rating and supply voltage range for the R5F117GCGFB#30?
The R5F117GCGFB#30 is rated for industrial operation from −40°C to +105°C (denoted by "G" in the part number) and operates across a supply voltage range of 1.6 V to 3.6 V. Its on-chip voltage detector (LVD) offers 12 programmable threshold levels for both power-on and power-down reset, ensuring robust behavior during brown-out conditions - a critical requirement for the R5F117GCGFB#30 in unregulated industrial power environments.
R5F117GCGFB#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-LQFP
- Series:
- RL78/I1D
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 24MHz
- Connectivity:
- CSI, I2C, UART/USART
- Peripherals:
- LVD, POR, WDT
- Number of I/O:
- 33
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 3K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 3.6V
- Data Converters:
- A/D 17x8/12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F117GCGFB#30 FAQ
1.How can I place an order for R5F117GCGFB#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F117GCGFB#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F117GCGFB#30 reliable?
The price and inventory of R5F117GCGFB#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F117GCGFB#30 is usually 5 days.
3.What payment methods are accepted for R5F117GCGFB#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F117GCGFB#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F117GCGFB#30?
R5F117GCGFB#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F117GCGFB#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F117GCGFB#30?
For technical support, including R5F117GCGFB#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F117GCGFB#30 requirements.
6.How does Aetrix verify that R5F117GCGFB#30 is sourced from the original manufacturer or authorized distributors?
All R5F117GCGFB#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F117GCGFB#30 meets industry standards.
7.What is the process for return or replacement of R5F117GCGFB#30?
All R5F117GCGFB#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F117GCGFB#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F117GCGFB#30 part is unused and in its original packaging.
Return procedure for R5F117GCGFB#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F117GCGFB#30 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
