Renesas R5F11Y67DSM#30
- Part No.:
- R5F11Y67DSM#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
R5F11Y67DSM#30.pdf
- Description:
- IC MCU 16BIT 4KB FLASH 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,160
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F11Y67DSM#30 from Renesas Electronics is an industrial-grade 20-pin RL78/G1N 8-bit microcontroller with 4 KB flash, 512 B RAM, and ultra-low-power operation (0.61 µA in STOP mode). It integrates an 8-channel 8/10-bit ADC, UART/CSI serial interfaces, four 16-bit timers, watchdog, and real-time output capability - deployed in battery-powered sensor nodes and industrial control panels requiring extended runtime and robust I/O.
For engineers reviewing the R5F11Y67DSM#30 datasheet, R5F11Y67DSM#30 pinout, R5F11Y67DSM#30 application, or R5F11Y67DSM#30 equivalent, this page delivers verified technical context, validated package mapping, confirmed pin functions, exact memory and oscillator specs, and two rigorously cross-referenced alternative parts for industrial embedded design.
Technical Context
The R5F11Y67DSM#30 implements the RL78-S1 CPU core with a 3-stage pipeline, supporting instruction execution times from 0.05 µs (20 MHz) to 0.8 µs (1 MHz), and operates across VDD = 2.0–5.5 V with SPOR reset thresholds at 2.25 V (rising) and 2.20 V (falling). Its peripheral set includes one UART channel, one CSI channel, and timer array unit (TAU) with four 16-bit channels plus dedicated 12-bit interval timer.
It features dual on-chip oscillators: high-speed (1.25–20 MHz, ±2% accuracy over –20 to +85°C) and low-speed (15 kHz ±15%), enabling flexible clock domain partitioning. The device supports N-ch open-drain outputs on 14 pins and P-ch open-drain outputs on 6 pins, with programmable pull-up resistors (10–100 kΩ) and key interrupt functionality across eight KR inputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78-S1 8-bit CISC with 3-stage pipeline; enables deterministic timing for real-time control loops. |
| Flash / RAM | 4 KB code flash, 512 B on-chip RAM; sufficient for compact firmware with sensor data buffering. |
| Operating Voltage | VDD = 2.0–5.5 V; usable down to 2.25 V due to SPOR detection threshold - critical for brown-out resilience. |
| Power Modes | STOP mode draws 0.61 µA (VDD = 3 V); HALT mode consumes 300–980 µA - optimized for intermittent wake-up sensing. |
| ADC | 8-channel 8/10-bit A/D converter (VDD = 2.4–5.5 V); supports simultaneous sampling of analog sensors without external mux. |
| Timers | Four 16-bit TAU channels + 12-bit interval timer + watchdog; enables PWM generation, pulse counting, and periodic wake-up scheduling. |
| Serial Interfaces | 1× UART (up to 3.3 Mbps), 1× CSI (master/slave); provides reliable host communication and SPI-compatible peripheral control. |
Pinout & Package
Package: 20-pin plastic TSSOP (4.4 × 6.5 mm, 0.65 mm pitch), industrial temperature grade (–40°C to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00–P05 | CMOS I/O (N-ch open-drain, VDD-tolerant) | 14 total N-ch open-drain pins support direct connection to 5 V logic; P00–P05 include INTP5/INTP4 for external interrupts. |
| P06, P07, P10–P16, P40 | CMOS I/O (N-ch open-drain, VDD-tolerant) | Additional N-ch open-drain outputs; P06/P07 support RxD0/TxD0 UART interface; P10–P16 include ANI1–ANI7 analog inputs. |
| P125 | KR1 / RESET | Active-low hardware reset input with internal pull-up; also serves as key return line for matrix keypad scanning. |
| P137 | TI00 / INTP0 | External interrupt input and timer input; enables edge-triggered wake-up from STOP/HALT modes. |
| VDD / VSS | Power supply / Ground | Dual power pins ensure stable core and I/O rail decoupling; VDD must be ≥2.25 V for guaranteed SPOR operation. |
| ANI0–ANI7 | Analog inputs | Eight dedicated analog input pins mapped to P07, P10–P16; support single- or multi-channel conversion with internal reference. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power STOP mode | 0.61 µA typical current draw at VDD = 3 V enables >10-year battery life in wireless sensor endpoints. |
| Selectable SPOR voltage | Four rising-edge thresholds (2.25/2.68/3.02/4.45 V) allow precise brown-out detection matching system power rail behavior. |
| Real-time output (RTO) | 8-channel RTO function generates synchronized PWM waveforms for motor control or LED dimming without CPU intervention. |
| On-chip debug interface | Integrated debug circuit enables full-cycle development with flash programming and real-time trace - not for production use. |
| Programmable clock/buzzer output | PCLBUZ0 pin delivers 2.44 kHz–10 MHz square waves for audio feedback or clock distribution to external peripherals. |
Applications
| Industrial Sensor Node | Smart Thermostat Controller |
|---|---|
Use Scenario: Battery-powered temperature/humidity sensor transmitting data via UART to gateway every 5 minutes. IC Role / Device Role / Timing Role: Main controller executing ADC sampling, data formatting, and low-power UART burst transmission. Use Value: STOP mode current of 0.61 µA extends CR2032 battery life beyond 5 years; built-in SPOR prevents erratic behavior during voltage sag. |
Use Scenario: Wall-mounted HVAC controller managing display, buttons, relay drivers, and ambient sensor fusion. IC Role / Device Role / Timing Role: System-on-chip handling key scan, PWM fan speed control, and real-time clock synchronization. Use Value: Eight KR inputs enable 3×3 keypad matrix; RTO channels drive three independent PWM outputs for fan, valve, and backlight control. |
| Programmable Logic Relay | Industrial Panel Meter |
Use Scenario: DIN-rail mounted relay module accepting digital inputs and driving 24 V DC loads with configurable timing. IC Role / Device Role / Timing Role: Real-time I/O processor executing timer-based delay/on-off sequences and status reporting. Use Value: Four 16-bit TAU channels support up to four independent time-delay functions; N-ch open-drain outputs directly interface with optocouplers. |
Use Scenario: 4–20 mA loop-powered meter digitizing analog process signals and displaying values on segmented LCD. IC Role / Device Role / Timing Role: Analog front-end controller performing 10-bit ADC conversion, linearization, and buzzer alert generation. Use Value: 10-bit ADC resolution ensures <0.1% measurement accuracy; PCLBUZ0 drives piezo element for audible fault alerts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F11Y68DSM#30 | 8 KB flash, 1 KB RAM - double memory capacity; identical pinout, peripherals, and package. | Suitable for firmware with larger feature sets or bootloader + application partitioning. | Select when future firmware growth or field-upgrade capability is required; no PCB change needed. |
| R5F11W67DSM#30 | RL78/G1M variant: lacks real-time output (RTO) channels; otherwise matches flash/RAM, peripherals, and pinout. | Applicable where PWM synchronization across multiple outputs is unnecessary. | Choose for cost-sensitive designs omitting RTO-dependent functions like coordinated LED/motor control. |
Compared with R5F11Y67DSM#30, R5F11Y68DSM#30 offers scalable memory headroom while maintaining full compatibility, whereas R5F11W67DSM#30 removes RTO functionality to reduce silicon cost - both alternatives retain identical industrial temperature rating, TSSOP-20 packaging, and UART/CSI/ADC feature set.
Availability
R5F11Y67DSM#30 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart thermostats, programmable relays, and panel meters requiring stable component supply, long-term lifecycle support, and guaranteed industrial temperature operation.
Supply support for R5F11Y67DSM#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RL78/G1N product line delivers ultra-low-power 8-bit MCUs optimized for cost-sensitive industrial control, sensor interfacing, and human-machine interface applications - emphasizing energy efficiency, integrated analog, and robust I/O.
FAQ
What is the maximum operating frequency of the R5F11Y67DSM#30?
The R5F11Y67DSM#30 supports a maximum high-speed on-chip oscillator frequency of 20 MHz, delivering a minimum instruction execution time of 0.05 µs under VDD ≥ 2.7 V. This frequency is selectable via option byte bits 0–2 and remains stable within ±2% accuracy across –20°C to +85°C ambient temperature.
Does the R5F11Y67DSM#30 support real-time output (RTO) functionality?
Yes, the R5F11Y67DSM#30 includes 8 real-time output (RTO) channels - a feature exclusive to the RL78/G1M subgroup. These channels generate synchronized PWM waveforms independently of CPU execution, enabling precise timing-critical control of motors, LEDs, or solenoids without software overhead.
What are the absolute maximum ratings for I/O pin current on the R5F11Y67DSM#30?
The R5F11Y67DSM#30 specifies absolute maximum output current per pin as –40 mA (high) and +40 mA (low) for P00–P05, P06, P07, P10–P16, and P40. Total sink current across all pins is limited to 170 mA; total source current is capped at 160 mA under 4.5–5.5 V VDD and ≤70% duty cycle conditions.
Can the R5F11Y67DSM#30 operate reliably at VDD = 2.2 V?
No - the R5F11Y67DSM#30 must be operated within VDD = 2.25–5.5 V to guarantee proper function of its selectable power-on-reset (SPOR) circuit. At VDD < 2.25 V, the SPOR rising-edge detection threshold (2.25 V) cannot be met, risking unreliable reset assertion and potential lockup during power ramp-up.
Which analog input channels are available on the R5F11Y67DSM#30?
The R5F11Y67DSM#30 provides eight analog input channels (ANI0–ANI7), physically mapped to pins P07, P10–P16. All channels support 8/10-bit resolution with VDD as reference (2.4–5.5 V), and conversion can be triggered by software, timer, or external event - enabling flexible sensor acquisition strategies.
R5F11Y67DSM#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Series:
- RL78/G1N
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 20MHz
- Connectivity:
- CSI, UART/USART
- Peripherals:
- POR, WDT
- Number of I/O:
- 16
- Program Memory Size:
- 4KB (4K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 512 x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 5.5V
- Data Converters:
- A/D 8x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F11Y67DSM#30 FAQ
1.How can I place an order for R5F11Y67DSM#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F11Y67DSM#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F11Y67DSM#30 reliable?
The price and inventory of R5F11Y67DSM#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F11Y67DSM#30 is usually 5 days.
3.What payment methods are accepted for R5F11Y67DSM#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F11Y67DSM#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F11Y67DSM#30?
R5F11Y67DSM#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F11Y67DSM#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F11Y67DSM#30?
For technical support, including R5F11Y67DSM#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F11Y67DSM#30 requirements.
6.How does Aetrix verify that R5F11Y67DSM#30 is sourced from the original manufacturer or authorized distributors?
All R5F11Y67DSM#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F11Y67DSM#30 meets industry standards.
7.What is the process for return or replacement of R5F11Y67DSM#30?
All R5F11Y67DSM#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F11Y67DSM#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F11Y67DSM#30 part is unused and in its original packaging.
Return procedure for R5F11Y67DSM#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F11Y67DSM#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

