Renesas R5F11Y67DSM#70
- Part No.:
- R5F11Y67DSM#70
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
R5F11Y67DSM#70.pdf
- Description:
- 16-BIT GENERAL MCU RL78/G1N 4K 2
- Quantity:
- Payment:

- Shipping:

Inventory:3,415
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F11Y67DSM#70 from Renesas Electronics is an ultra-low-power 16-bit RL78/G1N microcontroller in a 20-pin TSSOP package, featuring 4 KB flash memory, 512 B RAM, 8-channel 8/10-bit ADC, 4-channel 16-bit timer, UART/CSI serial interfaces, and operation from −40°C to +85°C for industrial applications.
For engineers reviewing the R5F11Y67DSM#70 datasheet, R5F11Y67DSM#70 pinout, R5F11Y67DSM#70 application, or R5F11Y67DSM#70 equivalent, this page delivers verified technical context, real-world design meaning of key specs, validated pin functions, application-specific implementation value, and two confirmed alternative parts with precise functional and application-level distinctions.
Technical Context
The R5F11Y67DSM#70 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting minimum instruction execution time of 0.05 µs at 20 MHz (VDD ≥ 2.7 V) and address space up to 1 MB. It integrates selectable power-on-reset (SPOR) with four detection voltage options (2.25–4.45 V) and dual on-chip oscillators: high-speed (1.25–20 MHz, ±2% accuracy) and low-speed (15 kHz, ±15%).
This device belongs to the RL78/G1N group-distinguished from G1M by absence of real-time output (RTIO) channels and inclusion of high-current P-ch open-drain outputs on P00–P05 (−120 mA per pin, 4.5–5.5 V), enabling direct LED/matrix display drive without external drivers. Its I/O configuration includes 18 total pins: 16 CMOS I/O (14 N-ch open-drain, 6 P-ch open-drain), plus VDD and VSS.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline; enables deterministic timing control for sensor polling and motor commutation loops. |
| Flash / RAM | 4 KB code flash, 512 B RAM; sufficient for compact firmware with bootloader, sensor fusion, and UART-based OTA updates. |
| ADC Resolution | 8/10-bit SAR ADC with 8 analog inputs; supports precision thermistor, potentiometer, and current-sense monitoring at ≤5.5 V supply. |
| Timer Resources | Four 16-bit timer channels + 12-bit interval timer + watchdog; enables PWM generation, pulse-width capture, and system supervision without external ICs. |
| Serial Interfaces | 1× UART (up to 3.3 Mbps @20 MHz fMCK) + 1× CSI (master/slave SPI-compatible); suitable for RS-485 gateways and sensor hub communication. |
| Supply Current | 2.95 mA typical @20 MHz/5 V; 0.61 µA STOP mode current @3 V; enables battery-powered operation >10 years with coin cell. |
| Operating Voltage | VDD = 2.0–5.5 V (use 2.25–5.5 V range due to SPOR threshold); compatible with Li-ion, 3.3 V logic, and unregulated 5 V rails. |
| Temperature Range | TA = −40°C to +85°C; qualified for industrial control panels, HVAC actuators, and smart metering endpoints. |
Pinout & Package
Package: 20-pin plastic TSSOP (4.4 × 6.5 mm, 0.65 mm pitch), RoHS-compliant, surface-mountable with standard reflow profile.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00–P05 | P-ch open-drain output (high-current) | Drive LEDs or segment displays directly: −120 mA/pin @4.5–5.5 V; requires external pull-up for logic-high signaling. |
| P06, P07, P10–P16, P40 | N-ch open-drain output / general I/O | Support level-shifting, wired-AND logic, and interface to 5 V peripherals; no high-level output in N-ch mode. |
| P125 | KR1 / RESET input | Active-low reset pin with internal pull-up; accepts external reset button or supervisor IC assertion. |
| P137 | TI00 / INTP0 | Dedicated timer input or external interrupt source; used for encoder quadrature decoding or emergency stop detection. |
| ANI0–ANI7 | Analog input channels | Eight single-ended ADC inputs referenced to VDD; support rail-to-rail analog sensing with programmable sampling rate. |
| RxD0 / TxD0 | UART serial data I/O | Full-duplex asynchronous communication; supports hardware flow control via external RTS/CTS if needed. |
| SI00 / SO00 / SCK00 | CSI master/slave interface | Configurable as SPI master (SCK out) or slave (SCK in); supports daisy-chained sensors or EEPROMs. |
| VDD / VSS | Power supply / ground | Single 2.0–5.5 V supply; decoupling capacitor (0.1 µF ceramic) required adjacent to VDD pin for noise immunity. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power HALT/STOP modes | Halt draws 390–980 µA @20 MHz; STOP draws 0.61 µA @3 V - extends shelf life and runtime in energy-harvesting systems. |
| Selectably accurate SPOR circuit | Four rising-edge VSPOR thresholds (2.25/2.68/3.02/4.45 V) enable robust brown-out recovery across diverse input rails. |
| On-chip debug interface | Integrated SWD-compatible debug port eliminates need for external JTAG adapter; supports flash programming and real-time trace. |
| Programmable clock/buzzer output | PCLBUZ0 generates 2.44 kHz–10 MHz square waves; drives piezo buzzers or clocks external logic without external oscillator. |
| BCD correction circuit | Hardware-accelerated binary-to-BCD conversion reduces firmware overhead in digital display and metering applications. |
| Peripheral I/O redirection (PIOR) | Runtime remapping of alternate functions (e.g., UART ↔ CSI) enables flexible PCB layout and firmware reuse across variants. |
Applications
| Industrial Sensor Node | Smart Thermostat Controller |
|---|---|
Use Scenario: Battery-powered temperature/humidity node transmitting data via UART to gateway every 30 seconds. IC Role / Device Role / Timing Role: Main controller executing ADC sampling, data formatting, and low-duty-cycle UART transmission. Use Value: 0.61 µA STOP mode current and 4 KB flash enable 5+ year battery life with CR2032; built-in SPOR prevents erratic startup during voltage sag. |
Use Scenario: Wall-mounted HVAC controller reading NTC thermistors, driving 7-segment LED display, and managing relay outputs. IC Role / Device Role / Timing Role: System-on-chip handling analog sensing, display multiplexing, and safety-critical relay timing. Use Value: P-ch open-drain outputs (−120 mA/pin) drive LED segments directly; 8-channel ADC supports multi-zone sensing without external mux. |
| Energy Meter Front-End | Motorized Valve Actuator |
Use Scenario: Sub-metering module measuring current/voltage via shunt resistors and communicating via RS-485. IC Role / Device Role / Timing Role: Signal conditioner and protocol handler interfacing metrology ADC and isolated UART transceiver. Use Value: CSI interface connects to isolated SPI ADC; UART supports Modbus RTU at 9600–115200 bps with hardware baud rate generator. |
Use Scenario: Compact actuator controlling ball valve position using potentiometer feedback and H-bridge driver. IC Role / Device Role / Timing Role: Closed-loop position controller generating PWM for motor drive and reading analog feedback. Use Value: Four 16-bit timers provide independent PWM and input capture; 12-bit interval timer ensures precise 10 ms control loop timing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F11Y68DSM#70 | 8 KB flash, 1 KB RAM - double memory capacity; identical pinout and peripheral set. | Suitable for firmware with larger feature sets (e.g., BLE stack, advanced diagnostics) or future-proofing. | Select when firmware size exceeds 4 KB or when field-upgrade capability requires additional code space. |
| R5F11W67DSM#70 | RL78/G1M variant: adds 8-channel real-time output (RTIO), removes P-ch open-drain capability on P00–P05. | Better suited for time-triggered control (e.g., synchronized LED strobing, multi-axis motion profiles) than display driving. | Choose for deterministic real-time output scheduling; avoid if high-current sink capability for displays is required. |
Compared with R5F11Y67DSM#70, R5F11Y68DSM#70 offers scalable memory without hardware redesign, while R5F11W67DSM#70 trades display drive strength for deterministic RTIO timing - making each optimal for distinct industrial subsystem roles.
Availability
R5F11Y67DSM#70 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart thermostats, energy meter front-ends, and motorized valve actuators requiring stable component supply across extended product lifecycles.
Supply support for R5F11Y67DSM#70 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G1N series is designed specifically for cost-sensitive, ultra-low-power industrial control applications where high-current I/O, robust reset behavior, and long-term supply stability are critical - not general-purpose computing.
FAQ
What is the maximum operating frequency and corresponding instruction cycle time for R5F11Y67DSM#70?
The R5F11Y67DSM#70 supports a maximum high-speed on-chip oscillator frequency of 20 MHz. At VDD ≥ 2.7 V, its minimum instruction execution time is 0.05 µs - enabling tight control loops and responsive interrupt handling. This timing is guaranteed under specified voltage and temperature conditions per the R01DS0378EJ0100 datasheet Section 2.4.
Does R5F11Y67DSM#70 support real-time output (RTIO) functionality?
No, R5F11Y67DSM#70 does not support real-time output (RTIO). RTIO is exclusive to the RL78/G1M group (e.g., R5F11W67DSM#70). The R5F11Y67DSM#70 belongs to the RL78/G1N group, which omits RTIO but adds high-current P-ch open-drain outputs on P00–P05 for direct LED/display driving.
What are the valid VDD operating ranges and why is 2.25 V cited instead of 2.0 V?
R5F11Y67DSM#70 is rated for VDD = 2.0–5.5 V, but Renesas specifies use within 2.25–5.5 V due to the selectable power-on-reset (SPOR) circuit's lowest rising-edge detection voltage (VSPOR) of 2.25 V. Operating below 2.25 V risks unreliable reset assertion, potentially causing undefined startup behavior.
Can R5F11Y67DSM#70 drive LEDs directly, and what current capability does it offer?
Yes, R5F11Y67DSM#70 can drive LEDs directly using its P-ch open-drain outputs on P00–P05. At VDD = 4.5–5.5 V, each pin supports −120 mA sink current (per Renesas R01DS0378EJ0100 Section 2.3.2), enabling multiplexed 7-segment or dot-matrix display control without external drivers.
What debug interface does R5F11Y67DSM#70 provide, and is it production-safe?
R5F11Y67DSM#70 includes an on-chip debug function accessible via SWD interface, supporting programming, breakpoints, and real-time variable inspection. However, Renesas explicitly cautions against using this function in mass-produced units due to finite flash rewrite endurance - it is intended solely for development and evaluation.
R5F11Y67DSM#70 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Series:
- RL78/G1N
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 8-Bit
- Speed:
- 20MHz
- Connectivity:
- CSI, UART/USART
- Peripherals:
- POR, WDT
- Number of I/O:
- 16
- Program Memory Size:
- 4KB (4K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 512 x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 5.5V
- Data Converters:
- A/D 8x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F11Y67DSM#70 FAQ
1.How can I place an order for R5F11Y67DSM#70 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F11Y67DSM#70 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F11Y67DSM#70 reliable?
The price and inventory of R5F11Y67DSM#70 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F11Y67DSM#70 is usually 5 days.
3.What payment methods are accepted for R5F11Y67DSM#70?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F11Y67DSM#70 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F11Y67DSM#70?
R5F11Y67DSM#70 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F11Y67DSM#70 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F11Y67DSM#70?
For technical support, including R5F11Y67DSM#70 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F11Y67DSM#70 requirements.
6.How does Aetrix verify that R5F11Y67DSM#70 is sourced from the original manufacturer or authorized distributors?
All R5F11Y67DSM#70 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F11Y67DSM#70 meets industry standards.
7.What is the process for return or replacement of R5F11Y67DSM#70?
All R5F11Y67DSM#70 units undergo pre-shipment inspection (PSI). If there is an issue with R5F11Y67DSM#70, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F11Y67DSM#70 part is unused and in its original packaging.
Return procedure for R5F11Y67DSM#70:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F11Y67DSM#70 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

