Renesas R5F12017MSP#70
- Part No.:
- R5F12017MSP#70
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 10-LSSOP (0.173", 4.40mm Width)
- Datasheet:
-
R5F12017MSP#70.pdf
- Description:
- 16-BIT GENERAL MCU RL78/G15 4K 1
- Quantity:
- Payment:

- Shipping:

Inventory:1,928
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F12017MSP#70 from Renesas Electronics is a 10-pin LSSOP packaged RL78/G15 16-bit microcontroller with 4 KB code flash, 1 KB RAM, and 1 KB data flash, operating from 2.4 V to 5.5 V across −40°C to +125°C industrial temperature range. It integrates an 8-channel 16-bit timer array, 4-channel 8/10-bit A/D converter, UART, two simplified I²C interfaces, and on-chip debug - targeting compact embedded control in motor drives, sensor nodes, and industrial HMI.
For engineers reviewing the R5F12017MSP#70 datasheet, R5F12017MSP#70 pinout, R5F12017MSP#70 application, or R5F12017MSP#70 equivalent, this page delivers verified technical context, package-specific pin mapping, real-world use scenarios, and validated alternative options for design-in and supply continuity planning.
Technical Context
The R5F12017MSP#70 implements the RL78 CPU core with CISC architecture and 3-stage pipeline, supporting minimum instruction execution time of 0.0625 μs at 16 MHz (high-speed on-chip oscillator) or 1.0 μs at 1 MHz (low-speed mode). Its memory subsystem includes 4 KB code flash (1 KB block erase), 1 KB data flash (512 B blocks, 1M rewrite cycles), and 1 KB SRAM.
Peripherals include one UART channel, two simplified I²C channels, one simplified SPI (CSI) channel, 4 analog inputs (ANI0–ANI3), one comparator (IVCMP0), programmable clock/buzzer output (PCLBUZ0), and 8 vectored interrupt sources (INTP0–INTP7) - all mapped to its 10-pin LSSOP footprint with VDD/VSS, RESET, and TOOL interface pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and 1 MB address space |
| Flash Memory | 4 KB code flash (1 KB erase blocks); supports self-programming without boot swap |
| Data Flash | 1 KB data flash (512 B blocks); 1,000,000 write cycles; no background operation during rewrite |
| Operating Voltage | 2.4 V to 5.5 V single supply - enables direct battery or industrial rail interfacing |
| Temperature Range | −40°C to +125°C (M-grade industrial qualification) |
| Oscillator Options | High-speed on-chip oscillator (1–16 MHz, ±1.0% accuracy at −20°C to +85°C); low-speed 15 kHz on-chip oscillator |
| A/D Converter | 8/10-bit resolution with 4 input channels (ANI0–ANI3); internal 0.815 V reference available |
| Timer Resources | 8-channel 16-bit timer array (TAU0); 1-channel 12-bit interval timer; 1 watchdog timer |
Pinout & Package
Package: 10-pin LSSOP (4.4 × 3.6 mm, 0.65-mm pitch), RoHS-compliant, surface-mount.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P40 | Tool interface / Interrupt / Timer I/O | TOOL0 debug I/O; INTP2 interrupt source; TI01/TO01 timer channel - used for programming and external event capture |
| P125 | Reset / System control | Active-low RESET input with selectable power-on-reset (SPOR) threshold; also accepts VCOUT0 comparator output |
| P137 | Interrupt / Timer input | INTP0 interrupt source; TI00 timer input - primary wake-up and timing trigger pin |
| VSS | Ground reference | Dedicated analog/digital ground pin - must be connected to PCB ground plane for noise immunity |
| VDD | Power supply | Primary 2.4–5.5 V supply input - requires local 100 nF decoupling capacitor per datasheet layout guidelines |
| P04 | Analog input / Interrupt / Timer I/O | ANI3 analog input; INTP3 interrupt; TI01/TO01 timer I/O - supports sensor voltage monitoring and edge-triggered timing |
| P03 | Analog input / Comparator / UART | ANI2 analog input; IVCMP0 comparator input; INTP4 interrupt; TO00 timer output; SCLA0 I²C clock - multi-function pin for mixed-signal control |
| P02 | Analog input / Buzzer / Clock / Timer | ANI1 analog input; VCOUT0 comparator output; PCLBUZ0 programmable buzzer/clock output; INTP7 interrupt; SCK00/SCL00 serial clock - enables audible feedback and peripheral clocking |
| P01 | Analog input / UART / Serial I/O | ANI0 analog input; TOOLRxD debug input; SI00/RxD0/SDA00 serial data input - primary analog sensing and UART receive path |
| P00 | UART / Serial output | TOOLTxD debug output; INTP6 interrupt; SO00/TxD0 serial data output - dedicated UART transmit and tool communication line |
Key Features
| Feature | Design Value |
|---|---|
| Low-power HALT/STOP modes | Reduces current consumption to sub-μA levels while retaining RAM and register state - critical for battery-powered sensor nodes |
| On-chip debug (OCDS) | Enables full-cycle debugging via TOOL0/TOOLRxD/TOOLTxD pins without external emulator - accelerates firmware validation |
| Selectable SPOR voltage | Four reset threshold options (2.25 V / 2.68 V / 3.02 V / 4.45 V) allow robust startup under varying supply conditions |
| Programmable clock/buzzer output | PCLBUZ0 generates precise square-wave outputs up to 10 MHz - eliminates external oscillator for buzzer or clock distribution |
| Peripheral I/O redirection | PIOR registers enable dynamic remapping of functions like TI00/TO00 or SCK00/SCL00 to alternate pins - increases PCB layout flexibility |
| Comparator with dual reference | IVCMP0 supports internal (0.815 V) or external reference voltage - enables accurate threshold detection without external components |
Applications
| Industrial Motor Control | Smart Sensor Node |
|---|---|
Use Scenario: Compact BLDC fan controller with speed regulation, overcurrent protection, and thermal monitoring. IC Role / Device Role / Timing Role: Main system controller executing commutation logic, ADC sampling (ANI0–ANI3), PWM generation via TAU0 timer outputs, and UART-based status reporting. Use Value: Integrated 4 KB flash and 1 KB RAM support full motor control firmware; 10-pin LSSOP minimizes board area; M-grade temp rating ensures reliability in enclosed enclosures. |
Use Scenario: Battery-powered environmental sensor node measuring temperature, humidity, and ambient light. IC Role / Device Role / Timing Role: Data acquisition hub managing analog sensor inputs (ANI0–ANI3), I²C communication with digital sensors, and low-power sleep/wake cycles using INTP0–INTP7. Use Value: HALT/STOP modes extend battery life; on-chip comparator replaces external window detector; 1 KB data flash stores calibration coefficients without external EEPROM. |
| Industrial HMI Panel | Appliance Power Management |
Use Scenario: Touchless control panel for HVAC systems with LED indicators, buzzer feedback, and button debounce. IC Role / Device Role / Timing Role: Human interface manager handling GPIO scanning, PCLBUZ0-driven audio alerts, UART communication with main MCU, and timer-based LED blinking. Use Value: Programmable buzzer output eliminates external driver IC; 10-pin LSSOP fits tight front-panel layouts; M-grade operation withstands panel surface heating. |
Use Scenario: Standby power supervisor in white goods, monitoring AC input, detecting fault conditions, and controlling relay drivers. IC Role / Device Role / Timing Role: Safety-critical monitor executing real-time voltage/current sampling (ANI0–ANI3), watchdog supervision, and fast-response shutdown via GPIO. Use Value: Selectable SPOR ensures clean startup during brown-out events; 125°C rating supports placement near power stages; integrated comparator enables zero-crossing detection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F12018MSP#70 | 8 KB code flash (vs. 4 KB), same 10-pin LSSOP package, identical peripherals and pinout | Required when firmware exceeds 4 KB or future expansion headroom is needed | Select R5F12018MSP#70 if code size growth is anticipated; pin-compatible upgrade path with no PCB change |
| R5F12047MSP#70 | 16-pin SSOP package, 4 KB flash, adds X1/X2 crystal oscillator support and 3 extra analog inputs (ANI4–ANI6) | Suitable for designs needing higher precision timing (crystal reference) or expanded analog sensing | Choose R5F12047MSP#70 only if crystal-based timing or >4 analog channels are mandatory; not pin-compatible |
Compared with R5F12017MSP#70, R5F12018MSP#70 offers double code flash capacity in identical packaging for seamless firmware scaling, while R5F12047MSP#70 trades pin count for crystal oscillator support and extended analog capability - making the former a true drop-in upgrade and the latter a functional expansion option.
Availability
R5F12017MSP#70 is available at Aetrix Electronics and suitable for industrial motor control, smart sensor nodes, industrial HMI panels, and appliance power management requiring stable component supply across extended temperature ranges.
Supply support for R5F12017MSP#70 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G15 product line delivers ultra-low-power 16-bit MCUs optimized for cost-sensitive, space-constrained industrial and consumer applications - emphasizing integrated analog, flexible timing, and robust operation from −40°C to +125°C.
FAQ
What is the maximum operating frequency of the R5F12017MSP#70?
The R5F12017MSP#70 supports a maximum high-speed on-chip oscillator frequency of 16 MHz, delivering a minimum instruction execution time of 0.0625 μs. It also supports external crystal (X1/X2) or EXCLK input up to 12 MHz, though the R5F12017MSP#70 variant does not include X1/X2 pins - limiting it to on-chip oscillator or EXCLK-only clocking.
Does the R5F12017MSP#70 support crystal oscillator connection?
No, the R5F12017MSP#70 in its 10-pin LSSOP package lacks X1 and X2 pins required for crystal oscillator connection. It relies exclusively on the high-speed on-chip oscillator (1–16 MHz) or external clock input via EXCLK (if routed externally), as confirmed by the pin configuration table for 10-pin products in the R01DS0420EJ0140 datasheet.
How many analog input channels does the R5F12017MSP#70 provide?
The R5F12017MSP#70 provides four analog input channels: ANI0, ANI1, ANI2, and ANI3 - mapped to pins P01, P02, P03, and P04 respectively. This matches the "4 channels" specification for 10-pin RL78/G15 devices in Table 1-6 of the datasheet, and supports simultaneous sampling via the 8/10-bit A/D converter.
What is the data flash endurance specification for the R5F12017MSP#70?
The R5F12017MSP#70 features 1 KB of data flash memory rated for 1,000,000 write/erase cycles (typical), with 512-byte block erase granularity and 32-bit rewrite units. Rewrites require VDD = 2.4–5.5 V and do not support background operation - code execution halts during data flash programming.
Is the R5F12017MSP#70 pin-compatible with other RL78/G15 10-pin variants?
Yes, the R5F12017MSP#70 shares identical pinout and package (10-pin LSSOP) with R5F12018MSP#70, R5F12017ASP#70, and R5F12017GSP#70. All 10-pin RL78/G15 devices use the same multiplexed function mapping per Table 1-3, enabling direct substitution where flash size or temperature grade permits.
R5F12017MSP#70 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 10-LSSOP (0.173", 4.40mm Width)
- Series:
- RL78/G15
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 16MHz
- Connectivity:
- CSI, I2C, SPI, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 7
- Program Memory Size:
- 4KB (4K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 1K x 8
- RAM Size:
- 1K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 5.5V
- Data Converters:
- A/D 4x8/10b
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F12017MSP#70 FAQ
1.How can I place an order for R5F12017MSP#70 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F12017MSP#70 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F12017MSP#70 reliable?
The price and inventory of R5F12017MSP#70 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F12017MSP#70 is usually 5 days.
3.What payment methods are accepted for R5F12017MSP#70?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F12017MSP#70 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F12017MSP#70?
R5F12017MSP#70 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F12017MSP#70 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F12017MSP#70?
For technical support, including R5F12017MSP#70 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F12017MSP#70 requirements.
6.How does Aetrix verify that R5F12017MSP#70 is sourced from the original manufacturer or authorized distributors?
All R5F12017MSP#70 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F12017MSP#70 meets industry standards.
7.What is the process for return or replacement of R5F12017MSP#70?
All R5F12017MSP#70 units undergo pre-shipment inspection (PSI). If there is an issue with R5F12017MSP#70, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F12017MSP#70 part is unused and in its original packaging.
Return procedure for R5F12017MSP#70:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F12017MSP#70 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

