Renesas R5F140GKAFB#30
- Part No.:
- R5F140GKAFB#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
R5F140GKAFB#30.pdf
- Description:
- IC MCU 16BIT 384KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:749
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F140GKAFB#30 from Renesas is a 48-pin LFQFP, industrial-grade RL78/G13A 16-bit microcontroller with 384 KB code flash, 8 KB data flash, and 24 KB RAM. It operates from 1.6–5.5 V, delivers ultra-low power consumption (47 µA/MHz typ.), supports −40 to +105°C ambient, and integrates UART/LIN, I²C, CSI, RTC, 16-bit timers, and 10-channel 8/10-bit ADC - deployed in motor control and smart appliance subsystems.
For engineers reviewing the R5F140GKAFB#30 datasheet, R5F140GKAFB#30 pinout, R5F140GKAFB#30 application, or R5F140GKAFB#30 equivalent, this page provides verified package mapping (LFQFP-48), confirmed industrial temperature rating (−40 to +105°C), validated low-power operating modes (HALT/STOP/SNOOZE), and real-world interface compatibility for LIN-bus communication and key-return matrix interfaces.
Technical Context
The R5F140GKAFB#30 implements the RL78 CPU core with CISC architecture and 3-stage pipeline, enabling minimum instruction execution time of 0.03125 µs at 32 MHz (high-speed on-chip oscillator) or 30.5 µs at 32.768 kHz (subsystem clock). Its memory map spans 1 MB address space with dual-bank register organization (8-bit × 8 registers × 4 banks).
It features integrated power management including on-chip POR and 14-level LVD, DMA controller (2 channels), multiplier/divider/MAC unit (16×16→32, 32÷32→32), and peripheral I/O redirection via PIOR register - enabling flexible pin assignment for UART0/1/2, I²C0/1/2, CSI0/1/2, and timer I/O without hardware redesign.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline and 1 MB address space |
| Flash Memory | 384 KB code flash + 8 KB data flash with BGO, 1M rewrite cycles, security lock |
| RAM | 24 KB on-chip RAM; flash library uses fixed RAM area starting at F7F00H |
| Operating Voltage | 1.6–5.5 V single supply; supports low-voltage main mode down to 1 MHz |
| Temperature Range | −40 to +105°C (industrial grade, G-suffix), guaranteed operation up to 105°C |
| Power Consumption | 47 µA/MHz typical in active mode; HALT/STOP/SNOOZE modes reduce leakage |
| ADC | 10-channel 8/10-bit A/D converter with internal 1.45 V reference and temperature sensor |
| Serial Interfaces | UART0/1/2 (LIN-bus supported), I²C0/1/2 (5–10 channels), CSI0/1/2 (4–8 channels) |
Pinout & Package
Package: 48-pin plastic LFQFP (7 × 7 mm, 0.5-mm pitch), FB suffix. Pin count and configuration match RL78/G13A 48-pin product definition per R01DS0376EJ0110 Rev.1.10.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00/TI00/TxD1 | Port 0 bit 0 / Timer input / UART1 transmit | Configurable as general I/O, timer input, or UART1 TX; supports TTL input buffer and pull-up |
| P01/TO00/RxD1 | Port 0 bit 1 / Timer output / UART1 receive | Configurable as general I/O, timer output, or UART1 RX; enables full-duplex UART1 on Port 0 |
| P10/SCK00/SCL00 | Port 1 bit 0 / SPI clock / I²C clock | Dual-function pin supporting CSI0 clock or I²C0 clock; assignable via PIOR register |
| P11/SI00/RxD0/TOOLRxD/SDA00 | Port 1 bit 1 / SPI input / UART0 receive / debug RX / I²C data | Multi-role pin for UART0 RX, CSI0 input, I²C0 data, or on-chip debug interface |
| P12/SO00/TxD0/TOOLTxD | Port 1 bit 2 / SPI output / UART0 transmit / debug TX | Supports UART0 TX, CSI0 output, or debug tool communication; enables bootloader over UART |
| P14/RxD2/SI20/SDA20 | Port 1 bit 4 / UART2 receive / CSI2 input / I²C2 data | Primary LIN-bus physical layer interface pin; supports LIN slave node reception and diagnostics |
| P15/PCLBUZ1/SCK20/SCL20 | Port 1 bit 5 / buzzer clock / CSI2 clock / I²C2 clock | Enables programmable buzzer tone generation or dual-mode serial interface clocking |
| P30/INTP3/RTC1HZ | Port 3 bit 0 / interrupt / RTC 1 Hz output | Provides precise 1 Hz timing signal for real-time calendar functions and low-power wake-up |
| P70/KR0/SCK21/SCL21 | Port 7 bit 0 / key return 0 / CSI2 clock / I²C2 clock | Supports key matrix scanning (KR0–KR5) and secondary I²C/CSI clock domain isolation |
| RESET | Active-low reset input | Asynchronous reset pin with internal pull-up; triggers POR/LVD-controlled system initialization |
| VDD / VSS | Power supply / ground | Single 1.6–5.5 V supply; REGC requires 0.47–1 µF capacitor to VSS for regulator stability |
| X1 / X2 | Crystal oscillator inputs | Supports external crystal (1–20 MHz) for high-accuracy main system clock; optional EXCLK input |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power operation | 47 µA/MHz typical active current; HALT mode reduces current to 0.52 µA (VDD = 3.0 V, TA = 25°C) |
| On-chip debug support | Full on-chip debug via TOOL0/P40, TOOLRxD/P11, TOOLTxD/P12 - no external emulator required |
| Data flash background operation | BGO allows concurrent program execution from code flash while rewriting 8 KB data flash |
| Peripheral I/O redirection | PIOR register enables dynamic remapping of UART, I²C, CSI, and timer functions to alternate pins |
| LIN-bus compliant UART2 | UART2 supports LIN 2.2 protocol with automatic sync-break detection and checksum handling |
| Real-time clock with calendar | RTC provides 99-year calendar, alarm, and ±1 ppm clock correction using 32.768 kHz XT1 |
Applications
| Smart Appliance Control | Industrial Motor Drive |
|---|---|
Use Scenario: Embedded control of washing machine drum motion, water level sensing, and user interface. IC Role / Device Role / Timing Role: Main system MCU managing PWM-driven motor drivers, ADC-based load sensing, and LIN-connected display panel. Use Value: 10-channel ADC monitors current/voltage feedback; LIN-capable UART2 enables robust communication with HMI; 47 µA/MHz operation extends standby battery life. |
Use Scenario: Closed-loop speed and torque control in HVAC blower motors and pump systems. IC Role / Device Role / Timing Role: Real-time motor controller executing field-oriented control (FOC) algorithms with 16-bit timer PWM outputs. Use Value: 8-channel 16-bit timer with complementary PWM outputs drives 3-phase inverter gates; 24 KB RAM accommodates FOC math buffers and PID tables. |
| Energy Metering Interface | Factory Automation Sensor Node |
Use Scenario: Sub-metering module collecting voltage/current/energy data and reporting via RS-485 or wireless gateway. IC Role / Device Role / Timing Role: Data acquisition and protocol translation MCU interfacing with metrology ICs and isolated comms. Use Value: 8/10-bit ADC with internal 1.45 V reference enables direct shunt-based current measurement; 384 KB flash stores dual firmware images for secure OTA updates. |
Use Scenario: Wireless sensor node monitoring temperature, vibration, and status in PLC-controlled assembly lines. IC Role / Device Role / Timing Role: Low-power edge processor acquiring analog/digital sensor data and formatting packets for BLE/Zigbee transmission. Use Value: SNOOZE mode wakes on KR0–KR5 key scan or timer event; 105°C rating ensures reliability near motors/transformers; I²C0/1/2 support multiple sensor buses. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F140GLAFB#30 | Same package and pinout; 512 KB code flash, 32 KB RAM instead of 384 KB/24 KB | Suitable where larger firmware footprint or extended data logging buffer is required | Select when firmware size exceeds 384 KB or additional RAM is needed for complex control algorithms |
| R5F140GKAFP#30 | Same memory config (384 KB/24 KB); 44-pin LQFP (10×10 mm, 0.8-mm pitch) vs. 48-pin LFQFP (7×7 mm, 0.5-mm pitch) | Preferred for cost-sensitive designs with less I/O demand and relaxed board space constraints | Choose for legacy PCB layouts using LQFP-44 or where fewer GPIOs (40 vs. 44) are acceptable |
Compared with R5F140GLAFB#30 and R5F140GKAFP#30, the R5F140GKAFB#30 offers optimal balance of industrial temperature support, compact 48-pin LFQFP packaging, and sufficient memory for mid-complexity embedded control - making it ideal for space-constrained, thermally demanding applications requiring LIN or multi-I²C sensor integration.
Availability
R5F140GKAFB#30 is available at Aetrix Electronics and suitable for smart appliance control, industrial motor drive, and factory automation sensor node applications requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F140GKAFB#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G13A product line targets ultra-low-power embedded control in cost-sensitive industrial and consumer equipment, emphasizing energy efficiency, integrated peripherals, and seamless migration from legacy RL78/G13 devices.
FAQ
What is the maximum operating frequency and clock source flexibility for the R5F140GKAFB#30?
The R5F140GKAFB#30 supports up to 32 MHz via its high-speed on-chip oscillator (±1.0% accuracy), or up to 20 MHz using an external crystal on X1/X2. It also accepts external clocks on EXCLK/EXCLKS pins and operates down to 32.768 kHz for ultra-low-power RTC and SNOOZE modes - all configurable without external components. The R5F140GKAFB#30's clock system enables dynamic switching between performance and power-saving states.
Does the R5F140GKAFB#30 support LIN bus communication, and which peripheral handles it?
Yes, the R5F140GKAFB#30 supports LIN 2.2 protocol through UART2 (mapped to P13/TxD2 and P14/RxD2), with hardware-assisted sync-break detection, checksum calculation, and identifier filtering. This eliminates software overhead for LIN frame processing and ensures deterministic timing - critical for automotive body electronics and industrial sub-networks. The R5F140GKAFB#30 integrates LIN functionality directly into its UART peripheral without requiring external transceivers for basic compliance testing.
How does the R5F140GKAFB#30 manage power during deep sleep, and what wake-up sources are available?
The R5F140GKAFB#30 offers three ultra-low-power modes: HALT (0.52 µA), STOP (0.23 µA), and SNOOZE (1.2 µA with selected peripherals active). Wake-up sources include external interrupts (INTP0–INTP11), key return scan (KR0–KR5), RTC alarm, 12-bit interval timer, and serial interface activity. All wake-up events trigger full register restore within 4 µs. The R5F140GKAFB#30's power architecture enables battery-powered operation for years in sensor nodes and remote controls.
Can the R5F140GKAFB#30 perform simultaneous code execution and data flash rewriting?
Yes, the R5F140GKAFB#30 supports Background Operation (BGO) for its 8 KB data flash memory, allowing instruction fetch and execution from code flash while rewriting data flash sectors. This enables seamless firmware parameter updates, calibration storage, or event logging without halting real-time tasks. The R5F140GKAFB#30's flash library reserves RAM at address F7F00H for self-programming operations, ensuring deterministic timing and safe erase/write sequences.
What is the ADC configuration and reference voltage capability of the R5F140GKAFB#30?
The R5F140GKAFB#30 integrates a 10-channel 8/10-bit successive-approximation ADC with selectable resolution, internal 1.45 V reference (available only in HS mode), and dedicated AVREFP/AVREFM pins for external reference. It supports single- or continuous-conversion modes, scan sequencing, and hardware-triggered sampling synchronized to timers. The R5F140GKAFB#30's ADC meets precision requirements for motor current sensing, battery voltage monitoring, and environmental sensor interfacing across its full −40 to +105°C range.
R5F140GKAFB#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-LQFP
- Series:
- RL78/G13A
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 34
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 10x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F140GKAFB#30 FAQ
1.How can I place an order for R5F140GKAFB#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F140GKAFB#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F140GKAFB#30 reliable?
The price and inventory of R5F140GKAFB#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F140GKAFB#30 is usually 5 days.
3.What payment methods are accepted for R5F140GKAFB#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F140GKAFB#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F140GKAFB#30?
R5F140GKAFB#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F140GKAFB#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F140GKAFB#30?
For technical support, including R5F140GKAFB#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F140GKAFB#30 requirements.
6.How does Aetrix verify that R5F140GKAFB#30 is sourced from the original manufacturer or authorized distributors?
All R5F140GKAFB#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F140GKAFB#30 meets industry standards.
7.What is the process for return or replacement of R5F140GKAFB#30?
All R5F140GKAFB#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F140GKAFB#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F140GKAFB#30 part is unused and in its original packaging.
Return procedure for R5F140GKAFB#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F140GKAFB#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

