My Inquiry
My Account
Renesas R5F21172SP#U0
- Part No.:
- R5F21172SP#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 20-LSSOP (0.173", 4.40mm Width)
- Datasheet:
-
R5F21172SP#U0.pdf
- Description:
- IC MCU 16BIT 8KB FLASH 20LSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,431
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F21172SP#U0 from Renesas Electronics is a 16-bit R8C/Tiny Series microcontroller in 20-pin LSSOP (PLSP0020JB-A), featuring an 8 KB flash program ROM, dual 1 KB data flash blocks, 512 bytes RAM, 10-bit 4-channel ADC, and integrated I²C, UART, and three timer modules (8-bit ×2, 16-bit ×1). It operates from 2.7–5.5 V at up to 20 MHz and targets embedded control in consumer appliances and industrial sensors.
For engineers reviewing the R5F21172SP#U0 datasheet, R5F21172SP#U0 pinout, R5F21172SP#U0 application, or R5F21172SP#U0 equivalent, this page delivers verified specifications, validated pin functions, confirmed package mapping, real-world use cases, and two technically documented alternative parts for design continuity and sourcing flexibility.
Technical Context
The R5F21172SP#U0 implements the R8C/Tiny CPU core with 89 basic instructions and executes at 50 ns minimum cycle time (20 MHz, 3.0–5.5 V). Its memory architecture includes separate 1 Mbyte address space for program/data, fixed interrupt vector table at 0FFDCh–0FFFFh, and dedicated data flash region (02400h–02BFFh) supporting 10,000 erase/write cycles.
Peripheral integration includes a dual-oscillator clock system (crystal + high/low-speed on-chip), programmable LED drive ports (P1_0–P1_3), voltage detection (VCA1/VCA2), watchdog timer with prescaler and reset-source selection, and I/O pins with configurable pull-up and interrupt capability (INT0/INT3/KI0–KI3).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | R8C/Tiny 16-bit, 89-instruction set, 50 ns min instruction time at 20 MHz |
| Memory | 8 KB flash program ROM + 2 × 1 KB data flash + 512 B RAM; supports in-system programming |
| ADC | 10-bit resolution, 4 input channels (AN8–AN11), internal reference via VREF/VCC |
| Timers | Timer X/Z (8-bit ×2, each with 8-bit prescaler); Timer C (16-bit with input capture/output compare) |
| Serial Interfaces | 1 UART channel + 1 clock-synchronous serial I/O + 1 I²C bus interface (SCL/SDA) |
| Supply & Power | 2.7–5.5 V operation; 9 mA typical active current (5 V/20 MHz); 0.7 µA stop-mode current |
| Package | 20-pin plastic LSSOP (PLSP0020JB-A), 0.65 mm pitch, surface-mount compatible |
Pinout & Package
Package: 20-pin plastic LSSOP (PLSP0020JB-A), 4.4 mm × 6.5 mm body, 0.65 mm lead pitch, moisture sensitivity level (MSL) 3 per J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (P3_5) | I²C Clock (SCL) | Open-drain bidirectional I²C bus clock line; requires external pull-up resistor |
| 2 (P3_7) | Timer X Input (CNTR0) | External event counter input for Timer X; supports edge-triggered counting |
| 3 (RESET) | Active-Low Reset Input | Asynchronous reset assertion; internal pull-down; must be held low ≥100 ns for valid reset |
| 4 (XOUT) | Main Clock Output | Crystal/resonator output terminal; open when using external clock source on XIN |
| 5 (VSS/AVSS) | Digital & Analog Ground | Common return path; AVSS must be decoupled separately from VSS for ADC noise immunity |
| 6 (XIN) | Main Clock Input | Primary oscillator input; accepts crystal (1–20 MHz), ceramic resonator, or external clock |
| 7 (VCC) | Power Supply | Core and I/O supply (2.7–5.5 V); requires 0.1 µF ceramic decoupling near pin |
| 8 (MODE) | Boot Mode Select | Must be tied to VCC via ≥10 kΩ resistor to enable normal flash execution mode |
| 9 (P4_5) | External Interrupt 0 (INT0) | Edge-sensitive interrupt input; supports rising/falling edge detection via SFR configuration |
| 10 (P1_7) | Interrupt 10 / CNTR00 | Timer X channel 0 input; also serves as external interrupt source with priority level control |
| 11 (P1_6) | UART Clock (CLK0) | Transfer clock I/O for synchronous serial mode; unused in UART mode |
| 12 (P1_5) | UART RX / INT11 | Asynchronous serial data input; doubles as external interrupt with software-selectable polarity |
| 13 (P1_4) | UART TX | Asynchronous serial data output; driven by UART shift register with configurable baud rate |
| 14 (P1_3) | Key Input 3 / TZOUT / AN11 | Multi-function pin: key scan input, Timer Z output, or ADC channel 11 analog input |
| 15 (P1_2) | Key Input 2 / CMP0_2 / AN10 | Multi-function pin: key scan input, comparator 0 output, or ADC channel 10 analog input |
| 16 (AVCC/VREF) | Analog Supply / Reference | Separate analog power input; VREF can be internally connected to AVCC or externally sourced |
| 17 (P1_1) | Key Input 1 / CMP0_1 / AN9 | Multi-function pin: key scan input, comparator 0 output, or ADC channel 9 analog input |
| 18 (P1_0) | Key Input 0 / CMP0_0 / AN8 | Multi-function pin: key scan input, comparator 0 output, or ADC channel 8 analog input |
| 19 (P3_3) | INT3 / TCIN / CMP1_0 | Multi-function pin: external interrupt 3, Timer C input capture, or comparator 1 output |
| 20 (P3_4) | SDA | I²C data line; open-drain bidirectional; requires external pull-up resistor |
Key Features
| Feature | Design Value |
|---|---|
| Dual data flash blocks | Two independent 1 KB flash blocks (A/B) enabling background read-while-write and wear leveling |
| Configurable LED drive ports | P1_0–P1_3 support direct LED sinking with programmable current control and PWM timing |
| Hardware voltage detection | Voltage monitor circuits (VW1C/VW2C) provide reset or interrupt on undervoltage conditions |
| On-chip oscillator tuning | HRA0/HRA1 registers allow ±10% frequency adjustment of high-speed on-chip oscillator |
| Interrupt priority levels | Seven-level nested interrupt priority (IPL bits) with automatic context save/restore |
| Low-power operating modes | Wait mode (35 µA) and stop mode (0.7 µA) with selective peripheral clock gating |
Applications
| Home Appliance Control | Industrial Sensor Node |
|---|---|
|
Use Scenario: Microcontroller in washing machine main board managing motor control, water valve sequencing, and user interface. IC Role / Device Role / Timing Role: Primary system controller executing real-time motor commutation logic, ADC-based temperature sensing, and I²C communication with display module. Use Value: Integrated 10-bit ADC and dual data flash enable precise thermal feedback and firmware update storage without external memory. |
Use Scenario: Standalone environmental sensor node measuring temperature/humidity and transmitting data over UART to gateway. IC Role / Device Role / Timing Role: Sensor hub aggregating analog inputs, performing local calibration, and driving low-power UART transmission bursts. Use Value: 0.7 µA stop mode and programmable wake-up interrupts extend battery life in maintenance-free deployments. |
| Office Equipment | Security System Keypad |
|
Use Scenario: Embedded controller in multifunction printer handling paper feed, toner monitoring, and USB host interface. IC Role / Device Role / Timing Role: Peripheral coordinator managing stepper motor drivers, photointerrupter inputs, and status LED indicators. Use Value: Four LED drive ports (P1_0–P1_3) directly drive status LEDs without external drivers, reducing BOM count. |
Use Scenario: Keypad controller in access control panel scanning matrix keys and detecting tamper events. IC Role / Device Role / Timing Role: Key scan engine with KI0–KI3 inputs and INT0/INT3 for immediate tamper interrupt response. Use Value: Hardware key input interrupt circuitry reduces CPU polling overhead and ensures sub-10 ms key response latency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F21173SP | 12 KB program ROM + same 2×1 KB data flash + 768 B RAM; identical pinout and peripheral set | Higher firmware capacity for complex protocol stacks or larger UI assets | Select when firmware size exceeds 8 KB but same I/O count and power profile are required |
| R5F21162SP | 8 KB program ROM only; no data flash; same RAM, peripherals, and package | Lacks nonvolatile parameter storage; requires external EEPROM for configuration retention | Choose for cost-sensitive designs where field firmware updates or runtime parameter logging are unnecessary |
Compared with R5F21172SP#U0, R5F21173SP offers expanded program memory without altering hardware design, while R5F21162SP removes data flash to reduce cost-both maintain full pin and code compatibility within the R8C/17 and R8C/16 families respectively.
Availability
R5F21172SP#U0 is available at Aetrix Electronics and suitable for home appliance control, industrial sensor nodes, office equipment, and security keypad applications requiring stable component supply across multi-year production cycles.
Supply support for R5F21172SP#U0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader formed in 2010 through the merger of NEC Electronics and Renesas Technology, specializing in microcontrollers, analog, and power solutions.
The R8C/17 Group-including R5F21172SP#U0-is designed for cost-optimized, low-power embedded control in consumer and industrial applications where integrated data flash, compact LSSOP packaging, and robust peripheral sets are critical.
FAQ
What is the maximum operating frequency and supply voltage range for the R5F21172SP#U0?
The R5F21172SP#U0 operates at up to 20 MHz when supplied with 3.0–5.5 V, and supports 10 MHz operation down to 2.7 V. Its minimum instruction execution time is 50 ns under 20 MHz/3.0–5.5 V conditions, and 100 ns at 10 MHz/2.7–5.5 V. These ratings are specified across the -20°C to +85°C ambient temperature range.
Does the R5F21172SP#U0 include built-in data flash memory, and how is it organized?
Yes, the R5F21172SP#U0 integrates 2 KB of data flash memory arranged as two independent 1 KB blocks (Block A and Block B). This structure enables background read-while-write operations and supports 10,000 erase/write cycles-critical for storing calibration data, device configuration, or firmware update staging without external memory.
Which pins on the R5F21172SP#U0 support LED driving, and what configuration is required?
Pins P1_0 through P1_3 on the R5F21172SP#U0 are designated as LED drive ports. Each supports sink-current output with programmable drive strength and can be configured as general-purpose I/O or dedicated LED outputs via port control registers. No external driver transistors are needed for standard indicator LEDs.
Can the R5F21172SP#U0 operate in ultra-low-power modes, and what are the typical current draws?
Yes, the R5F21172SP#U0 supports wait mode (35 µA at 3.0 V with peripheral clocks disabled) and stop mode (0.7 µA at 3.0 V). In stop mode, the CPU, flash, and most peripherals halt while retaining RAM content and allowing wake-up via RESET, INT0, INT3, or key-input interrupts-ideal for battery-powered sensor nodes.
Is the R5F21172SP#U0 pin-compatible with other devices in the R8C/16 or R8C/17 families?
Yes, the R5F21172SP#U0 shares the PLSP0020JB-A 20-pin LSSOP package and identical pin assignments with all R8C/16 and R8C/17 family members, including R5F21162SP and R5F21173SP. Peripheral register maps and interrupt vectors are consistent across the group, enabling hardware reuse and firmware scalability.
R5F21172SP#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 20-LSSOP (0.173", 4.40mm Width)
- Series:
- R8C/1x/17
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- R8C
- Core Size:
- 16-Bit
- Speed:
- 20MHz
- Connectivity:
- I2C, SIO, UART/USART
- Peripherals:
- LED, POR, Voltage Detect, WDT
- Number of I/O:
- 13
- Program Memory Size:
- 8KB (8K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 512 x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 4x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -20°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F21172SP#U0 FAQ
1.How can I place an order for R5F21172SP#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F21172SP#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F21172SP#U0 reliable?
The price and inventory of R5F21172SP#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F21172SP#U0 is usually 5 days.
3.What payment methods are accepted for R5F21172SP#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F21172SP#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F21172SP#U0?
R5F21172SP#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F21172SP#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F21172SP#U0?
For technical support, including R5F21172SP#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F21172SP#U0 requirements.
6.How does Aetrix verify that R5F21172SP#U0 is sourced from the original manufacturer or authorized distributors?
All R5F21172SP#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F21172SP#U0 meets industry standards.
7.What is the process for return or replacement of R5F21172SP#U0?
All R5F21172SP#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F21172SP#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F21172SP#U0 part is unused and in its original packaging.
Return procedure for R5F21172SP#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F21172SP#U0 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
