My Inquiry
My Account
Renesas R5F21346XJFP#U0
- Part No.:
- R5F21346XJFP#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
R5F21346XJFP#U0.pdf
- Description:
- IC MCU 16BIT 32KB FLASH 48LFQFP
- Quantity:
- Payment:
- Shipping:
Inventory:3,504
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F21346XJFP from Renesas is a 32 KB flash, 2.5 KB RAM 48-pin LQFP MCU in the R8C/34X Group featuring the R8C CPU core, single-channel CAN interface (ISO 11898-1 compliant), 10-bit × 12-channel A/D converter, and hardware LIN module - designed for automotive LAN and industrial fieldbus control applications.
For engineers reviewing the R5F21346XJFP datasheet, R5F21346XJFP pinout, R5F21346XJFP application, or R5F21346XJFP equivalent, key selection considerations include CAN bus timing compliance, J-version −40°C to +85°C operating range, background operation support for program ROM updates, and compatibility with Renesas' on-chip debug and flash rewrite functions.
Technical Context
The R5F21346XJFP implements the R8C 16-bit CPU core with 89 fundamental instructions, 50 ns minimum instruction execution time at 20 MHz, and integrated 16×16→32-bit multiplier with MAC capability. It operates in single-chip mode with 1 Mbyte address space and supports three clock sources: XIN crystal oscillator, high-speed on-chip oscillator (frequency-adjustable), and low-speed on-chip oscillator.
Peripheral integration includes UART0/UART2 (with I²C and IE-Bus modes), SSU, Timer RA–RE (including 16-bit PWM-capable RD timers with three-phase waveform generation), DTC with 31 activation sources, and voltage detection circuit with power-on reset and selectable VDET3 level - all optimized for deterministic real-time control in electrically noisy environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | R8C 16-bit core with 89 instructions; enables compact code size and deterministic 50 ns min. instruction cycle at 20 MHz. |
| Memory | 32 KB program flash (100× erase/write endurance), 2.5 KB RAM; no data flash - distinguishes it from W/Y-group variants. |
| CAN Interface | 1-channel ISO 11898-1-compliant controller with 16 mailboxes; supports full CAN protocol stack implementation without external transceiver logic. |
| A/D Converter | 10-bit resolution × 12 channels with sample-and-hold and sweep mode; enables simultaneous analog monitoring of sensors in motor or battery management systems. |
| Operating Range | −40°C to +85°C (J version); validated for under-hood automotive modules and industrial PLC I/O units requiring extended temperature stability. |
| Package | 48-pin LQFP (PLQP0048KB-A, 7 mm × 7 mm, 0.5 mm pitch); compatible with standard reflow profiles and automated optical inspection. |
| Power Supply | 2.7 V to 5.5 V single supply; supports direct connection to 3.3 V or 5 V system rails without level-shifting components. |
Pinout & Package
48-pin LQFP package (PLQP0048KB-A) with 0.5 mm pitch and 7 mm × 7 mm body. Pin assignment follows JEDEC MS-026 standard; pin 1 marked by notch or dot per package dimensions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0_0–P0_7 | Analog input / CMOS I/O | 12-channel A/D inputs (AN0–AN7) plus general-purpose I/O; AVCC/AVSS decoupling required for ADC accuracy. |
| P1_0–P1_7 | Key input / UART / timer I/O | KI0–KI3 support wake-up from low-power modes; TXD0/RXD0 enable UART0 debug interface; TRCIOA/B/C/D serve Timer RC capture/compare functions. |
| P2_0–P2_7 | Timer RD I/O | TRDIOA0–TRDIOD1 and TRDCLK support 6-pin complementary PWM output for 3-phase motor control with dead-time insertion. |
| P3_3–P3_5, P3_7 | UART2 / SSU / CAN control | CTS2/RTS2 enable hardware flow control; SDA2/SCL2 implement I²C-bus master/slave; SSO/SSCK/SSI configure SPI-like SSU communication. |
| P6_1, P6_2 | CAN physical layer | CTX0 (output) and CRX0 (input) connect directly to external CAN transceiver (e.g., TJA1042); require 120 Ω termination across bus. |
| XIN/XOUT | Clock input/output | Supports 1–20 MHz crystal or ceramic resonator; XIN clock stop detection enables fail-safe clock monitoring in safety-critical systems. |
| RESET | Active-low reset | Asynchronous reset input; internal power-on reset and voltage detector ensure reliable initialization across supply ramp-up. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated CAN 2.0B Controller | Single-channel, 16-mailbox FIFO with message filtering and error handling - eliminates need for external CAN protocol IC in body control modules. |
| Hardware LIN Master | Dedicated LIN module using Timer RA and UART0; generates accurate 19.2 kbps baud rate and handles header/checksum automatically. |
| Multi-Mode Timers | Timer RD supports reset-synchronous PWM and complementary PWM modes - enables precise 3-phase inverter gate drive with programmable dead time. |
| On-Chip Debug & Flash Rewrite | Full on-chip debug via single-wire interface; allows firmware updates in-system without removing MCU from PCB. |
| Voltage Detection Circuit | Three-level VDET with configurable threshold (VDET3); triggers reset or interrupt before brown-out affects analog/peripheral operation. |
Applications
| Automotive Body Control Unit | Industrial Fieldbus Node |
|---|---|
Use Scenario: Centralized control of door locks, window lifts, and lighting in passenger vehicles. IC Role / Device Role / Timing Role: Primary CAN node managing distributed ECUs via ISO 11898-1 bus; executes LIN slave communication with mirror/seat modules. Use Value: Reduces BOM count by integrating CAN+LIN+ADC+PWM in one chip; J-version temperature rating matches cabin ambient requirements. |
Use Scenario: Remote I/O module in factory automation communicating over CANopen network. IC Role / Device Role / Timing Role: CAN protocol handler with mailbox-based message queuing; uses Timer RD for synchronized PWM output to valve drivers. Use Value: Eliminates external CAN controller and discrete PWM generator; 10-bit ADC monitors current/voltage feedback without external signal conditioning. |
| Motor Drive Interface Board | Smart Sensor Hub |
Use Scenario: Gate driver interface for BLDC motor in HVAC blower or power steering assist. IC Role / Device Role / Timing Role: Generates three-phase complementary PWM (6-output) with dead-time control via Timer RD; reads hall sensor inputs via P1_0–P1_2. Use Value: Achieves <1 μs PWM edge jitter and synchronized ADC sampling of phase currents - critical for FOC algorithms. |
Use Scenario: Multi-sensor aggregator in predictive maintenance equipment (vibration, temp, humidity). IC Role / Device Role / Timing Role: A/D converter sweeps 12 analog channels at 100 kSPS; UART2 relays fused data over CAN bus to central controller. Use Value: On-chip DTC offloads CPU during ADC sweeps; LIN module interfaces with local display or button panel without software overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F21346WJFP | Includes 1 KB × 4 data flash with BGO; same CAN, timers, and package. | Required where field firmware updates must preserve calibration data during reprogramming. | Select W version if background data flash writes are needed for parameter storage without halting real-time tasks. |
| R5F21346YJFP | Includes 1 KB × 4 data flash with BGO but lacks CAN module; retains LIN and identical ADC/timers. | Suitable for non-CAN sensor nodes or LIN-only sub-systems needing data logging. | Choose Y version when CAN is unnecessary but persistent configuration storage is required. |
Compared with R5F21346XJFP, the W variant adds data flash for runtime parameter retention while maintaining CAN functionality, whereas the Y variant trades CAN for data flash - making X the optimal choice for cost-sensitive CAN/LIN dual-bus nodes without data logging needs.
Availability
R5F21346XJFP is available at Aetrix Electronics and suitable for automotive body electronics, industrial fieldbus nodes, motor interface boards, and smart sensor hubs requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F21346XJFP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The R8C/34X Group was engineered for cost-effective, real-time control in automotive body electronics and industrial networks - emphasizing CAN/LIN coexistence, robust peripheral integration, and J/K temperature grade flexibility.
FAQ
What is the maximum operating frequency of the R5F21346XJFP?
The R5F21346XJFP supports an external crystal or resonator up to 20 MHz (f(XIN) = 20 MHz) with VCC between 2.7 V and 5.5 V. At this frequency, its R8C CPU core achieves a minimum instruction execution time of 50 ns, enabling deterministic real-time response for time-critical control loops.
Does the R5F21346XJFP include data flash memory?
No, the R5F21346XJFP does not include data flash memory. It provides 32 KB of program flash (rated for 100 erase/write cycles) and 2.5 KB of RAM. Data flash (1 KB × 4 blocks with BGO) is present only in W- and Y-group variants like R5F21346WJFP or R5F21346YJFP.
Which CAN protocol versions does the R5F21346XJFP support?
The R5F21346XJFP implements a CAN controller compliant with ISO 11898-1 (Classical CAN), supporting CAN 2.0A and 2.0B protocols with identifier filtering, message buffering, and error confinement - but does not support CAN FD or higher-layer protocols like CANopen out of the box.
Can the R5F21346XJFP operate without an external crystal?
Yes, the R5F21346XJFP can operate using its internal high-speed on-chip oscillator, which is factory-trimmed and adjustable via software. This eliminates the need for an external crystal in cost-sensitive or space-constrained designs, though XIN/XOUT remains available for higher-precision timing.
What debug interface does the R5F21346XJFP provide?
The R5F21346XJFP features Renesas' on-chip debug interface accessible via a single-wire SWD-compatible connection. This enables full breakpoint control, register inspection, and flash programming without requiring dedicated debug pins - simplifying PCB layout and reducing test point count.
R5F21346XJFP#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-LQFP
- Series:
- R8C/3x/34X
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- R8C
- Core Size:
- 16-Bit
- Speed:
- 20MHz
- Connectivity:
- CANbus, I2C, LINbus, SIO, SSU, UART/USART
- Peripherals:
- POR, PWM, Voltage Detect, WDT
- Number of I/O:
- 43
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 12x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F21346XJFP#U0 FAQ
1.How can I place an order for R5F21346XJFP#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F21346XJFP#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F21346XJFP#U0 reliable?
The price and inventory of R5F21346XJFP#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F21346XJFP#U0 is usually 5 days.
3.What payment methods are accepted for R5F21346XJFP#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F21346XJFP#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F21346XJFP#U0?
R5F21346XJFP#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F21346XJFP#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F21346XJFP#U0?
For technical support, including R5F21346XJFP#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F21346XJFP#U0 requirements.
6.How does Aetrix verify that R5F21346XJFP#U0 is sourced from the original manufacturer or authorized distributors?
All R5F21346XJFP#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F21346XJFP#U0 meets industry standards.
7.What is the process for return or replacement of R5F21346XJFP#U0?
All R5F21346XJFP#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F21346XJFP#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F21346XJFP#U0 part is unused and in its original packaging.
Return procedure for R5F21346XJFP#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F21346XJFP#U0 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
