Renesas R5F21354CNFP#V2
- Part No.:
- R5F21354CNFP#V2
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 52-LQFP
- Datasheet:
-
R5F21354CNFP#V2.pdf
- Description:
- IC MCU 16BIT 16KB FLASH 52LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,689
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F21354CNFP#V2 from Renesas Electronics is a 16-bit R8C CPU core microcontroller with 16 KB program flash, 1.5 KB RAM, and 4 KB data flash (1 KB × 4 blocks) supporting background operation (BGO). It delivers 50 ns minimum instruction execution at 20 MHz (VCC = 2.7–5.5 V), integrates dual 8-bit timers (RA/RB), one 16-bit timer (RC), dual 16-bit timers (RD), real-time clock (RE), 10-bit × 12-channel ADC, dual 8-bit DACs, LIN hardware module, and UART/I²C/SSU serial interfaces. It targets cost-sensitive, low-power embedded control in consumer audio and appliance systems.
For engineers reviewing the R5F21354CNFP#V2 datasheet, R5F21354CNFP#V2 pinout, R5F21354CNFP#V2 application, or R5F21354CNFP#V2 equivalent, key selection considerations include its N-version temperature range (−20°C to +85°C), 52-pin LQFP package (PLQP0052JA-A), on-chip high-speed/low-speed oscillators, voltage detection circuitry, and integrated LIN physical layer support via UART0 and timer RA.
Technical Context
The R5F21354CNFP#V2 implements the R8C CPU core with 89 fundamental instructions, 16×16→32-bit hardware multiplier, and multiply-accumulate capability. Its memory map spans 1 Mbyte (00000h–FFFFFh), with fixed interrupt vector table at 0FFDCh–0FFFFh and data flash at 03000h–03FFFh.
Peripheral integration includes DTC (1 channel, 33 activation sources), watchdog timer (14-bit with selectable low-speed oscillator), comparator B (2 circuits), and LIN module using UART0 and timer RA for ISO 9141-2/KWP2000 compliance. Clock system supports XIN (up to 20 MHz), XCIN (32 kHz), and on-chip oscillators with programmable dividers (1/2/4/8/16).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | R8C 16-bit core with 89 instructions, 16×16→32-bit multiplier, and MAC unit - enables efficient signal processing and motor control loops without external math acceleration. |
| Memory | 16 KB program flash, 1.5 KB RAM, 4 KB data flash (1 KB × 4 blocks) with BGO - allows firmware updates and parameter storage during active application execution. |
| Execution Speed | 50 ns min instruction time at 20 MHz (VCC = 2.7–5.5 V); 200 ns at 5 MHz (VCC = 1.8–5.5 V) - supports real-time response in appliance UI timing and sensor sampling. |
| Analog Peripherals | 10-bit × 12-channel ADC with sample-and-hold and sweep mode; dual 8-bit DACs (DA0/DA1) - enables closed-loop analog control and audio waveform generation. |
| Timers | Timer RA/RB (8-bit × 2), RC (16-bit × 1), RD (16-bit × 2 with 6-pin PWM/complementary PWM), RE (8-bit RTC) - provides flexible PWM generation, input capture, and calendar-based event scheduling. |
| Serial Interfaces | UART0/UART1 (clock sync/UART), UART2 (UART/I²C/multiprocessor), SSU (shared I²C), LIN hardware module - supports multi-protocol communication in mixed-bus appliance subsystems. |
| Supply & Power | VCC = 1.8–5.5 V; typical current 6.5 mA @ 5 V/20 MHz, 3.5 µA in wait mode (32 kHz) - meets battery-backed and mains-powered consumer device standby requirements. |
Pinout & Package
Package: 52-pin LQFP (PLQP0052JA-A), 10 mm × 10 mm body, 0.65 mm pitch, N-version (−20°C to +85°C operating ambient).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0_0–P0_7 | CMOS I/O port with AN0–AN7, DA0/DA1, TREO, TRCIOx | Primary analog/digital I/O bank: supports ADC inputs, DAC outputs, RTC clock output, and timer I/O functions with programmable pull-up. |
| P1_0–P1_7 | CMOS I/O port with AN8–AN11, KI0–KI3, TRAIO, TRBO | Key input and timer I/O bank: enables matrix keypad scanning and dedicated timer RA/RB signal routing. |
| P2_0–P2_7 | CMOS I/O port with TRDIOA0–TRDIOD1, TRDCLK | Dedicated Timer RD I/O bank: provides full access to all 8 capture/compare pins and clock input for three-phase motor control. |
| P3_0–P3_7 | CMOS I/O port with SCL/SDA, SSCK/SSI/SSO, TRAO | I²C/SSU and timer output bank: supports master/slave I²C communication and multiple timer RA output assignments. |
| P4_2–P4_7 | VREF, MODE, XCIN/XCOUT, XIN/XOUT, RESET | System control and clock interface: VREF sets ADC/DAC reference; MODE configures boot mode; XIN/XOUT and XCIN/XCOUT support crystal/resonator connections. |
| P5_6/P5_7 | TRAO, - | Secondary timer RA output and general-purpose input-only pin - extends timer output flexibility and provides dedicated input for safety-critical signals. |
| P6_0–P6_7 | TREO, CLK1/CLK2, TXD1/RXD1, INT2–INT4, TRCIOD/TRCIOC | Mixed-function peripheral bank: combines RTC output, UART1, external interrupts, and timer RC I/O for compact subsystem integration. |
Key Features
| Feature | Design Value |
|---|---|
| Background Operation (BGO) | Data flash erasure/programming proceeds concurrently with CPU code execution - eliminates application halts during field firmware updates. |
| Hardware LIN Module | Integrated LIN physical layer via UART0 + timer RA - reduces BOM count and PCB area versus discrete transceiver solutions in automotive body electronics. |
| Low-Power Operating Modes | Wait mode (3.5 µA @ 3 V, 32 kHz) and stop mode (2.0 µA @ 3 V) - extends battery life in remote controls and portable audio accessories. |
| Voltage Detection Circuit | Configurable voltage monitor with power-on reset and selectable detection levels (VD0/VD1) - ensures reliable startup and brown-out recovery in unregulated power supplies. |
| Program Security | ROM code protect and ID code check - prevents unauthorized firmware extraction in white-goods and OEM appliance designs. |
Applications
| Audio Equipment Control | Home Appliance UI |
|---|---|
|
Use Scenario: Digital audio receiver managing volume, source selection, EQ, and display backlight. IC Role / Device Role / Timing Role: Main system controller executing UI logic, driving 7-segment LED via high-current I/O ports, and generating PWM for backlight dimming. Use Value: Integrated 10-bit ADC reads rotary encoder position; dual 8-bit DACs generate analog tone control voltages; UART2 handles IR remote decoding. |
Use Scenario: Microwave oven control panel with touch keys, cooking timer, and fan/sensor monitoring. IC Role / Device Role / Timing Role: Central appliance MCU handling key scan (KI0–KI3), real-time cooking countdown (timer RE), and thermal protection via ADC channels. Use Value: Hardware LIN module communicates with inverter board; data flash stores user presets; low-power wait mode extends standby battery life. |
| Office Equipment Motor Control | Consumer Audio DAC Interface |
|
Use Scenario: Printer paper feed and carriage positioning using stepper motor with current sensing. IC Role / Device Role / Timing Role: Motion controller generating complementary PWM waveforms (timer RD) and measuring back-EMF via ADC inputs. Use Value: 16-bit timer RD's reset-synchronous PWM mode produces precise three-phase drive signals; 12-channel ADC monitors motor phase currents and thermistors. |
Use Scenario: USB-powered DAC adapter converting digital audio to analog line-out. IC Role / Device Role / Timing Role: Audio interface processor receiving I²C-configured PCM data and generating analog output via dual 8-bit DACs. Use Value: SSU/I²C bus handles configuration of external audio codec; on-chip oscillators eliminate need for external clock crystals; 16 KB flash hosts USB stack and audio firmware. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F21355CNFP | 24 KB program flash, 2 KB RAM, same peripherals and pinout | Requires larger firmware image size; identical N-version temp range and package | Select when firmware exceeds 16 KB or additional RAM buffers are needed for protocol stacks. |
| R5F21354CDFP | Identical memory and peripherals, but D-version (−40°C to +85°C) | Qualified for extended industrial temperature environments; same 52-pin LQFP | Choose for automotive cabin modules or outdoor-rated appliances requiring wider thermal margin. |
Compared with R5F21354CNFP#V2, R5F21355CNFP offers expanded memory for complex connectivity stacks, while R5F21354CDFP provides guaranteed operation down to −40°C - both retain identical peripheral functionality and require no PCB layout changes.
Availability
R5F21354CNFP#V2 is available at Aetrix Electronics and suitable for audio equipment control, home appliance UI, office equipment motor control, and consumer audio DAC interface applications requiring stable component supply across long production lifecycles.
Supply support for R5F21354CNFP#V2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and consumer markets.
The R8C/35C Group, including R5F21354CNFP#V2, was designed for cost-optimized, low-power embedded control in consumer electronics - emphasizing integrated analog peripherals, LIN support, and robust flash reliability for mass-market appliances and audio devices.
FAQ
What is the operating temperature range for R5F21354CNFP#V2?
The R5F21354CNFP#V2 is an N-version device rated for −20°C to +85°C operating ambient temperature. This range is validated per Renesas specification R01DS0006EJ0100 and suits indoor consumer electronics such as audio receivers and kitchen appliances. The D-version variant (R5F21354CDFP) extends lower to −40°C for industrial or automotive cabin applications.
Does R5F21354CNFP#V2 support in-system programming via standard interfaces?
Yes, R5F21354CNFP#V2 supports on-chip debug and in-system flash rewriting using the on-board debug interface. Programming is performed via the dedicated debug pins (not UART or SWD), and the background operation (BGO) function allows flash writes while application code continues executing - critical for field firmware updates without system interruption.
How many independent PWM outputs does R5F21354CNFP#V2 provide?
R5F21354CNFP#V2 provides up to 12 independent PWM outputs: Timer RC supports 3 pins in PWM mode; Timer RD supports 6 pins in standard PWM mode and an additional 3 pins in complementary PWM mode (totaling 6 active outputs in that configuration). All PWMs are configurable via dedicated registers (TRCMR, TRDCMR) and support dead-time insertion in complementary mode.
Can R5F21354CNFP#V2 operate without an external crystal?
Yes, R5F21354CNFP#V2 can operate using its internal high-speed on-chip oscillator (with frequency adjustment) or low-speed on-chip oscillator (32 kHz), eliminating the need for external crystals in cost-sensitive or space-constrained designs. External XIN/XOUT or XCIN/XCOUT connections remain optional for higher precision timing requirements.
What LIN protocol versions are supported by the hardware LIN module in R5F21354CNFP#V2?
The hardware LIN module in R5F21354CNFP#V2 implements ISO 9141-2 and KWP2000 physical layer compliance using UART0 and timer RA, as documented in Renesas datasheet R01DS0006EJ0100. It does not support LIN 2.x frame formatting or auto-baud detection in hardware - those layers must be implemented in firmware using the UART and timer resources.
R5F21354CNFP#V2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 52-LQFP
- Series:
- R8C/3x/35C
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- R8C
- Core Size:
- 16-Bit
- Speed:
- 20MHz
- Connectivity:
- I2C, LINbus, SIO, SSU, UART/USART
- Peripherals:
- POR, PWM, Voltage Detect, WDT
- Number of I/O:
- 47
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 1.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 12x10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -20°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F21354CNFP#V2 FAQ
1.How can I place an order for R5F21354CNFP#V2 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F21354CNFP#V2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F21354CNFP#V2 reliable?
The price and inventory of R5F21354CNFP#V2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F21354CNFP#V2 is usually 5 days.
3.What payment methods are accepted for R5F21354CNFP#V2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F21354CNFP#V2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F21354CNFP#V2?
R5F21354CNFP#V2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F21354CNFP#V2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F21354CNFP#V2?
For technical support, including R5F21354CNFP#V2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F21354CNFP#V2 requirements.
6.How does Aetrix verify that R5F21354CNFP#V2 is sourced from the original manufacturer or authorized distributors?
All R5F21354CNFP#V2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F21354CNFP#V2 meets industry standards.
7.What is the process for return or replacement of R5F21354CNFP#V2?
All R5F21354CNFP#V2 units undergo pre-shipment inspection (PSI). If there is an issue with R5F21354CNFP#V2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F21354CNFP#V2 part is unused and in its original packaging.
Return procedure for R5F21354CNFP#V2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F21354CNFP#V2 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

