Renesas R5F21355CNFP#10
- Part No.:
- R5F21355CNFP#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 52-LQFP
- Datasheet:
-
R5F21355CNFP#10.pdf
- Description:
- 4-8BIT GENERAL MCU
- Quantity:
- Payment:

- Shipping:

Inventory:4,850
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F21355CNFP#10 from Renesas is a 16-bit R8C CPU core MCU with 24 KB flash program ROM, 2 KB data flash (4 × 1 KB blocks), and 2 KB RAM in a 52-pin LQFP package. It delivers 50 ns minimum instruction execution at 20 MHz (VCC = 2.7–5.5 V), integrates dual 10-bit A/D converters, two 8-bit D/A outputs, LIN hardware module, and supports real-time clock operation via Timer RE - used in motor control subsystems of home appliance mainboards.
For engineers reviewing the R5F21355CNFP#10 datasheet, R5F21355CNFP#10 pinout, R5F21355CNFP#10 application, or R5F21355CNFP#10 equivalent, key selection criteria include its 52-pin PLQP0052JA-A package compatibility, background operation (BGO) support for data flash, integrated LIN transceiver timing logic, and -20°C to +85°C industrial temperature grade.
Technical Context
The R5F21355CNFP#10 implements the R8C CPU core with 89 fundamental instructions, 16×16→32-bit hardware multiplier, and multiply-accumulate capability. Its memory map spans 1 Mbyte address space, with fixed interrupt vector table at 0FFDCh–0FFFFh and data flash mapped to 03000h–03FFFh.
It features four independent clock sources - XIN/XOUT (up to 20 MHz), XCIN/XCOUT (32 kHz), high-speed on-chip oscillator (adjustable), and low-speed on-chip oscillator - enabling flexible power mode management including wait mode (3.5 µA @ 3.0 V) and stop mode (2.0 µA @ 3.0 V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | R8C 16-bit core with 89 instructions and 16×16→32-bit hardware multiplier |
| Program Memory | 24 KB flash ROM - sufficient for mid-complexity appliance control firmware with bootloader space |
| Data Flash | 4 × 1 KB blocks with Background Operation (BGO) - enables live parameter updates without halting execution |
| RAM | 2 KB internal RAM - supports stack, variables, and small buffer operations for real-time control loops |
| A/D Converter | 10-bit resolution × 12 channels with sample-and-hold and sweep mode - suitable for analog sensor monitoring |
| D/A Converter | 8-bit × 2 channels - provides analog setpoint or bias voltage generation for actuator interfaces |
| Operating Temp | -20°C to +85°C (N version) - qualified for non-automotive industrial and consumer equipment environments |
| Package | 52-pin LQFP (PLQP0052JA-A, 10 mm × 10 mm, 0.65 mm pitch) - standard surface-mount footprint for cost-sensitive PCBs |
Pinout & Package
52-pin LQFP package (PLQP0052JA-A), 10 mm × 10 mm body, 0.65 mm pin pitch, exposed pad not specified. Pin functions support multiplexed I/O, peripheral assignment via software configuration, and dedicated analog/digital domains (AVCC/AVSS, VREF).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0_0–P0_7 | CMOS I/O port with AN0–AN7, DA0/DA1, TREO | Primary analog input bank + dual D/A outputs + real-time clock output; configurable pull-up |
| P1_0–P1_7 | CMOS I/O port with AN8–AN11, KI0–KI3, TRAIO | Extended analog inputs + key scan interface + Timer RA I/O - supports touch/button UI sensing |
| P2_0–P2_7 | CMOS I/O port with TRDIOx, TRCIOx | Dedicated timer I/O for PWM generation, capture/compare, and three-phase motor control waveforms |
| P3_0–P3_7 | CMOS I/O port with SCL/SDA, SSU, UART2 | I²C bus master/slave, synchronous serial interface, and secondary UART - enables sensor hub connectivity |
| P4_2–P4_7 | VREF, MODE, RESET, XCIN/XCOUT, XIN/XOUT | Analog reference input, boot mode select, reset assertion, and dual crystal oscillator interfaces |
| P5_6/P5_7 | TRAO, - | Timer RA output and general-purpose I/O - supports LED drive or status signaling |
| P6_0–P6_7 | TREO, INT2–INT4, TXD1/RXD1, CLK1 | Real-time clock output, external interrupts, primary UART channel, and timer clock input |
Key Features
| Feature | Design Value |
|---|---|
| Background Operation (BGO) | Enables concurrent code execution and data flash reprogramming - critical for field-upgradable appliance firmware |
| Hardware LIN Module | Integrated LIN 2.0 timing logic using Timer RA + UART0 - eliminates external transceiver for single-wire automotive-grade comms |
| Low-Power Modes | Wait mode (3.5 µA) and stop mode (2.0 µA) with 32 kHz XCIN clock retention - extends battery life in standby appliances |
| Multi-Source Clock System | Four independent clocks (XIN, XCIN, high-speed/low-speed on-chip) with selectable dividers - ensures timing robustness across voltage/temp variations |
| Peripheral Integration | Timer RD (6-pin complementary PWM), Timer RC (3-pin PWM), UART0/1/2, I²C, SSU, watchdog, voltage detection - reduces BOM count by ≥5 discrete ICs |
Applications
| Washing Machine Main Control | Refrigerator Compressor Driver |
|---|---|
Use Scenario: Real-time motor phase control, temperature sensing, and user interface polling in top-load washing machines. IC Role / Device Role / Timing Role: Primary system controller executing PID loop for brushless motor drive, managing A/D inputs from NTC sensors, and generating 3-phase complementary PWM via Timer RD. Use Value: Integrated 6-pin complementary PWM with triangular/sawtooth modulation eliminates external gate driver ICs and reduces layout complexity. |
Use Scenario: Closed-loop inverter control for variable-speed compressors in energy-efficient refrigerators. IC Role / Device Role / Timing Role: Timing-critical PWM generator and analog monitor - reads evaporator/condenser thermistors via 12-channel A/D and regulates compressor frequency using Timer RC/Timer RD. Use Value: Hardware LIN interface enables direct communication with display panel or smart home gateway without protocol translation overhead. |
| Audio Equipment Power Supply | Office Equipment Scanner Motor |
Use Scenario: Digital regulation of multi-rail SMPS in high-fidelity audio amplifiers requiring low-noise, stable DC rails. IC Role / Device Role / Timing Role: Supervisor and feedback controller - monitors rail voltages via A/D, adjusts DAC outputs for error amplifier biasing, and logs fault events to data flash. Use Value: 2 KB data flash with BGO allows persistent logging of overvoltage/overcurrent events during operation without interrupting audio signal path. |
Use Scenario: Precision stepper motor sequencing and document illumination control in multifunction printers and scanners. IC Role / Device Role / Timing Role: Motion sequencer and sensor aggregator - drives stepper coils via PWM outputs, reads optical encoder signals via Timer RC capture, and manages LED brightness via D/A outputs. Use Value: Dual 8-bit D/A converters provide independent analog dimming control for CIS/CCD illumination LEDs, improving scan uniformity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F21356CNFP | 32 KB program ROM, 2.5 KB RAM - +8 KB ROM, +0.5 KB RAM vs. R5F21355CNFP#10 | Suitable for larger firmware images with integrated USB or enhanced UI stacks | Select when firmware size exceeds 22 KB or additional RAM buffers are required for communication protocols |
| R5F21355CDFP | Same memory and peripherals, but -40°C to +85°C operating range (D version) | Required for outdoor or uncontrolled ambient deployments (e.g., HVAC controllers) | Choose only if extended temperature qualification is mandatory; otherwise R5F21355CNFP#10 offers cost advantage |
Compared with R5F21356CNFP and R5F21355CDFP, the R5F21355CNFP#10 provides optimal balance of memory resources, industrial temperature rating, and pin-compatible footprint for cost-sensitive home appliance control - avoiding over-specification while retaining BGO, LIN, and multi-PWM capabilities.
Availability
R5F21355CNFP#10 is available at Aetrix Electronics and suitable for washing machine mainboards, refrigerator compressor drivers, audio equipment power supplies, and office equipment scanner motors requiring stable component supply across multi-year production cycles.
Supply support for R5F21355CNFP#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and consumer markets.
The R8C/35C Group, including R5F21355CNFP#10, was designed for cost-effective, low-power embedded control in white goods and office automation - emphasizing peripheral integration, flash reliability, and EMI/EMS robustness.
FAQ
What is the maximum operating frequency and corresponding supply voltage range for the R5F21355CNFP#10?
The R5F21355CNFP#10 operates at up to 20 MHz when supplied with 2.7–5.5 V, achieving a minimum instruction execution time of 50 ns. At lower frequencies (e.g., 5 MHz), it supports down to 1.8 V, enabling ultra-low-power operation in battery-backed subsystems. This dual-voltage/frequency capability is confirmed in Table 1.2 of the R01DS0006EJ0100 datasheet.
Does the R5F21355CNFP#10 support in-system programming of its data flash memory during normal operation?
Yes, the R5F21355CNFP#10 supports Background Operation (BGO) for data flash, allowing firmware to read/erase/program the 4 × 1 KB data flash blocks while simultaneously executing application code from program ROM. This capability is explicitly documented in Section 1.1 and Table 1.2 of the R01DS0006EJ0100 datasheet.
How many independent PWM output channels does the R5F21355CNFP#10 provide, and what are their resolution and modes?
The R5F21355CNFP#10 provides six independent PWM outputs via Timer RD (complementary PWM mode), three via Timer RC (PWM mode), and one via Timer RB (programmable waveform generation). All are 16-bit resolution with configurable dead-time, carrier frequency, and modulation type (sawtooth/triangular), as detailed in Table 1.1 under Timer RD/RC/RB specifications.
Is the R5F21355CNFP#10 pin-compatible with other members of the R8C/35C Group, such as the R5F21356CNFP?
Yes, all R8C/35C Group MCUs including R5F21355CNFP#10 and R5F21356CNFP share identical 52-pin LQFP (PLQP0052JA-A) packaging and pin assignments. Memory size differences (24 KB vs. 32 KB ROM) do not affect pinout or peripheral register mapping, enabling drop-in replacement where firmware fits within the smaller memory footprint.
What peripheral modules are available for communication interfaces on the R5F21355CNFP#10?
The R5F21355CNFP#10 integrates UART0/UART1/UART2 (with I²C-bus mode), synchronous serial I/O (SSU), and hardware LIN (using Timer RA + UART0). UART2 supports multiprocessor communication and bus collision detection, while SSU and I²C share physical pins - all confirmed in Table 1.2 "Serial Interface" and Figure 1.2 block diagram of the R01DS0006EJ0100 datasheet.
R5F21355CNFP#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 52-LQFP
- Series:
- R8C/3x/35C
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- R8C
- Core Size:
- 16-Bit
- Speed:
- 20MHz
- Connectivity:
- I2C, LINbus, SIO, SSU, UART/USART
- Peripherals:
- POR, PWM, Voltage Detect, WDT
- Number of I/O:
- 47
- Program Memory Size:
- 24KB (24K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 12x10b; D/A 2x8b
- Oscillator Type:
- External
- Operating Temperature:
- -20°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F21355CNFP#10 FAQ
1.How can I place an order for R5F21355CNFP#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F21355CNFP#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F21355CNFP#10 reliable?
The price and inventory of R5F21355CNFP#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F21355CNFP#10 is usually 5 days.
3.What payment methods are accepted for R5F21355CNFP#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F21355CNFP#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F21355CNFP#10?
R5F21355CNFP#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F21355CNFP#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F21355CNFP#10?
For technical support, including R5F21355CNFP#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F21355CNFP#10 requirements.
6.How does Aetrix verify that R5F21355CNFP#10 is sourced from the original manufacturer or authorized distributors?
All R5F21355CNFP#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F21355CNFP#10 meets industry standards.
7.What is the process for return or replacement of R5F21355CNFP#10?
All R5F21355CNFP#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F21355CNFP#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F21355CNFP#10 part is unused and in its original packaging.
Return procedure for R5F21355CNFP#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F21355CNFP#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

