My Inquiry
My Account
Renesas R5F21355CNFP#V2
- Part No.:
- R5F21355CNFP#V2
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 52-LQFP
- Datasheet:
-
R5F21355CNFP#V2.pdf
- Description:
- IC MCU 16BIT 24KB FLASH 52LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:2,706
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F21355CNFP#V2 from Renesas Electronics is a 16-bit R8C CPU core microcontroller with 24 KB flash program ROM, 2 KB data flash (4 × 1 KB blocks), and 2 KB RAM in a 52-pin LQFP package. It operates at up to 20 MHz (VCC = 2.7–5.5 V), features a 16×16→32-bit hardware multiplier, integrated 10-bit ADC (12 channels), dual 8-bit DACs, LIN hardware module, and supports real-time clock, PWM, UART/I²C/SSU serial interfaces - deployed in consumer audio and office equipment control systems.
For engineers reviewing the R5F21355CNFP#V2 datasheet, R5F21355CNFP#V2 pinout, R5F21355CNFP#V2 application, or R5F21355CNFP#V2 equivalent, key selection criteria include its 24 KB flash capacity, -20°C to +85°C N-version temperature grade, background operation (BGO) for data flash, low-power wait/stop modes (3.5 µA / 2.0 µA), and hardware LIN support using Timer RA and UART0.
Technical Context
The R5F21355CNFP#V2 implements the R8C CPU core with 89 fundamental instructions and a 20-bit address space (1 Mbyte). Its execution timing is deterministic: 50 ns min instruction time at 20 MHz (VCC ≥ 2.7 V), supported by four independent clock sources - XIN (up to 20 MHz), XCIN (32 kHz), high-speed on-chip oscillator (adjustable), and low-speed on-chip oscillator.
Peripheral integration includes Timer RD (16-bit × 2, 6-pin complementary PWM), Timer RC (16-bit, 3-pin PWM), UART0/1/2 (with I²C mode on UART2), SSU (shared with I²C), LIN hardware controller, DTC (1 channel, 33 activation sources), and voltage detection circuitry with programmable thresholds for power-on reset and brown-out protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | R8C 16-bit core with 89 instructions, 20-bit PC, register bank switching, and 16×16→32-bit hardware multiplier |
| Memory | 24 KB flash program ROM, 4 KB data flash (4 × 1 KB blocks with BGO), 2 KB RAM - mapped in 1 Mbyte address space |
| Operating Frequency | 20 MHz max (VCC = 2.7–5.5 V); 5 MHz min (VCC = 1.8–5.5 V) - enabled by multiple clock sources including XIN, XCIN, and on-chip oscillators |
| Analog Peripherals | 10-bit ADC (12 channels, sample-and-hold, sweep mode), dual 8-bit DACs (DA0/DA1), 2-channel comparator B with reference inputs |
| Timers & PWM | Timer RA/RB (8-bit), Timer RC (16-bit, 3-pin PWM), Timer RD (16-bit × 2, 6-pin complementary/sawtooth/triangular PWM), Timer RE (real-time clock) |
| Serial Interfaces | UART0/1 (clock sync/UART), UART2 (UART/I²C/multiprocessor), SSU (shared with I²C), hardware LIN module (Timer RA + UART0) |
| Power & Packaging | 1.8–5.5 V supply range; -20°C to +85°C operating ambient; 52-pin LQFP (PLQP0052JA-A, 10 mm × 10 mm, 0.65 mm pitch) |
Pinout & Package
Package: 52-pin LQFP (PLQP0052JA-A), 10 mm × 10 mm body, 0.65 mm pin pitch, exposed pad not specified. Pin functions are fully configurable per peripheral module assignment (e.g., P0_0–P0_7 support AN0–AN7, TRCIOA/TRCTRG; P6_0 outputs TREO; P3_7 serves SDA/SSO/TRAO/RXD2/SCL2/TXD2/SDA2).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0_0–P0_7 | CMOS I/O port with analog input | Support AN0–AN7, TRCIOA/TRCTRG, and general-purpose I/O with software-selectable pull-up resistors |
| P1_0–P1_7 | CMOS I/O port with key interrupt | Support KI0–KI3, AN8–AN11, TRAIO, CLK0, TXD0/RXD0, and IVREF1/IVCMP1 |
| P2_0–P2_7 | CMOS I/O port with trace/debug | Support TRCIOB/TRDIOA0–TRDIOD1, INT1, and boundary-scan trace functionality |
| P3_0–P3_7 | CMOS I/O port with serial interface | Support TRAO, SCL/SSCK, SDA/SSO, RXD2/SCL2/TXD2/SDA2, CTS2/RTS2, and INT1/INT2/INT3 |
| P4_2–P4_7 | Power, clock, and control pins | VREF (ADC/DAC reference), MODE (startup configuration), RESET (active-low reset), XIN/XOUT (main oscillator), XCIN/XCOUT (32 kHz RTC oscillator) |
| P5_6/P5_7 | Dedicated timer output/input | P5_6 = TRAO (Timer RA output); P5_7 = general-purpose I/O with no alternate function listed |
| P6_0–P6_7 | CMOS I/O with timer/serial/LIN | P6_0 = TREO (Timer RE output); P6_2–P6_5 support CLK1/CLK2/TXD2/RXD2/SDA2; P6_6/P6_7 support INT2/INT3 and LIN-related signals |
Key Features
| Feature | Design Value |
|---|---|
| Background Operation (BGO) | Enables concurrent program execution and data flash erase/write - critical for firmware updates without halting real-time control |
| Hardware LIN Module | Integrated LIN 2.0/2.1 support via Timer RA and UART0 - eliminates external LIN transceiver for basic automotive body electronics |
| Low-Power Operating Modes | Wait mode (3.5 µA @ 3.0 V, f(XCIN)=32 kHz) and stop mode (2.0 µA @ 3.0 V) enable battery-powered appliance standby operation |
| Multi-Source Clock System | Four independent clocks (XIN, XCIN, high-speed/low-speed on-chip) with selectable dividers (1/2/4/8/16) and oscillation stop detection for robust timing fault recovery |
| Configurable Peripheral Pin Mapping | Most I/O pins support multiple peripheral functions (e.g., P3_7 = SDA/SSO/TRAO/RXD2/SCL2/TXD2/SDA2) - reduces PCB routing complexity and enables flexible board reuse |
Applications
| Audio Equipment Control | Office Equipment Motor Control |
|---|---|
Use Scenario: Volume, tone, and source selection logic in portable CD players and mini-component systems. IC Role / Device Role / Timing Role: Main system controller executing audio processing firmware, managing button/key inputs, driving display segments, and coordinating DAC output timing. Use Value: Integrated 10-bit ADC reads potentiometer wipers; dual 8-bit DACs generate analog bias/reference voltages; hardware LIN optional for remote panel communication. | Use Scenario: Precision speed and direction control of paper feed and scanning motors in multifunction printers. IC Role / Device Role / Timing Role: Real-time motor controller generating complementary PWM waveforms via Timer RD for three-phase drive, synchronized with encoder feedback. Use Value: Timer RD's reset-synchronous and complementary PWM modes deliver precise dead-time control; 16-bit resolution ensures fine-grained speed regulation across load variations. |
| Consumer Appliance UI | Home Automation Sensor Hub |
Use Scenario: Keypad scanning, LED backlight dimming, and temperature monitoring in microwave ovens and rice cookers. IC Role / Device Role / Timing Role: Embedded user interface processor handling key debounce, PWM-driven LED brightness control, and ADC-based thermistor readings. Use Value: Key input interrupts (KI0–KI3) reduce polling overhead; 8-bit DACs drive analog front-end references; low-power stop mode extends battery life in cordless models. | Use Scenario: Central aggregation node collecting temperature, humidity, and motion data from Zigbee/Z-Wave end devices in smart home gateways. IC Role / Device Role / Timing Role: Protocol translation bridge between wireless RF modules (via UART2/I²C) and local display/storage subsystems (via UART0/SSU). Use Value: UART2's I²C mode interfaces with environmental sensors; SSU handles SPI-based flash storage; hardware LIN unused but available for future HVAC actuator expansion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F21355CDFP | Same core, memory, and peripherals; extended temperature range (-40°C to +85°C) and D-version qualification | Required for industrial or automotive-adjacent environments where ambient exceeds 85°C or requires wider thermal margin | Select R5F21355CDFP when operating outside -20°C to +85°C or requiring AEC-Q100-aligned reliability testing |
| R5F21356CNFP | 32 KB program ROM, 2.5 KB RAM, identical 52-pin LQFP package and peripheral set | Suitable for designs needing larger firmware footprint (e.g., added USB stack, OTA update logic, or enhanced UI graphics) | Choose R5F21356CNFP when current firmware size approaches 24 KB limit or future feature expansion is planned |
Compared with R5F21355CNFP#V2, R5F21355CDFP offers guaranteed operation down to -40°C but shares identical pinout and firmware compatibility, while R5F21356CNFP provides 8 KB more program ROM at no layout or driver change - enabling scalable firmware development without hardware revision.
Availability
R5F21355CNFP#V2 is available at Aetrix Electronics and suitable for audio equipment control, office equipment motor control, consumer appliance UI, and home automation sensor hub applications requiring stable component supply and long-term production continuity.
Supply support for R5F21355CNFP#V2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The R8C/35C Group, including R5F21355CNFP#V2, was designed for cost-sensitive, low-power embedded control in consumer electronics - emphasizing integrated analog peripherals, hardware LIN, and ultra-low standby current for battery-aware appliances.
FAQ
What is the maximum operating frequency of the R5F21355CNFP#V2 and under what voltage conditions?
The R5F21355CNFP#V2 achieves a maximum operating frequency of 20 MHz when supplied with VCC = 2.7 V to 5.5 V. At lower supply voltages (1.8 V to 5.5 V), the maximum frequency is reduced to 5 MHz to ensure timing compliance and signal integrity across the full voltage range.
Does the R5F21355CNFP#V2 support background operation (BGO) for data flash programming?
Yes, the R5F21355CNFP#V2 supports background operation (BGO) for its 4 KB data flash (1 KB × 4 blocks). This allows the CPU to execute application code while simultaneously erasing or writing to data flash memory - essential for over-the-air updates and nonvolatile parameter storage without system interruption.
What peripheral modules are used by the hardware LIN interface in the R5F21355CNFP#V2?
The hardware LIN interface in the R5F21355CNFP#V2 is implemented using Timer RA for baud rate generation and waveform timing, combined with UART0 for serial framing and protocol handling. No external transceiver is required for basic LIN 2.0/2.1 slave node operation.
How many analog input channels does the R5F21355CNFP#V2 ADC support, and what is its resolution?
The R5F21355CNFP#V2 integrates a 10-bit successive-approximation ADC with 12 dedicated analog input channels (AN0 through AN11). It includes sample-and-hold functionality and sweep mode for automatic sequential conversion - suitable for multi-sensor monitoring in appliance control.
What is the operating temperature range specified for the R5F21355CNFP#V2 part number?
The R5F21355CNFP#V2 is an N-version device rated for an operating ambient temperature range of -20°C to +85°C. This specification is defined by the 'N' in the part number suffix and applies to all electrical characteristics in the official Renesas datasheet R01DS0006EJ0100.
R5F21355CNFP#V2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 52-LQFP
- Series:
- R8C/3x/35C
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- R8C
- Core Size:
- 16-Bit
- Speed:
- 20MHz
- Connectivity:
- I2C, LINbus, SIO, SSU, UART/USART
- Peripherals:
- POR, PWM, Voltage Detect, WDT
- Number of I/O:
- 47
- Program Memory Size:
- 24KB (24K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 12x10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -20°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F21355CNFP#V2 FAQ
1.How can I place an order for R5F21355CNFP#V2 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F21355CNFP#V2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F21355CNFP#V2 reliable?
The price and inventory of R5F21355CNFP#V2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F21355CNFP#V2 is usually 5 days.
3.What payment methods are accepted for R5F21355CNFP#V2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F21355CNFP#V2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F21355CNFP#V2?
R5F21355CNFP#V2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F21355CNFP#V2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F21355CNFP#V2?
For technical support, including R5F21355CNFP#V2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F21355CNFP#V2 requirements.
6.How does Aetrix verify that R5F21355CNFP#V2 is sourced from the original manufacturer or authorized distributors?
All R5F21355CNFP#V2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F21355CNFP#V2 meets industry standards.
7.What is the process for return or replacement of R5F21355CNFP#V2?
All R5F21355CNFP#V2 units undergo pre-shipment inspection (PSI). If there is an issue with R5F21355CNFP#V2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F21355CNFP#V2 part is unused and in its original packaging.
Return procedure for R5F21355CNFP#V2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F21355CNFP#V2 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
