Renesas R5F21367CDFP#30
- Part No.:
- R5F21367CDFP#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F21367CDFP#30.pdf
- Description:
- IC MCU 16BIT 48KB FLASH 64LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,364
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F21367CDFP#30 from Renesas Electronics is a 16-bit R8C CPU core microcontroller in the R8C/36C Group, designed for embedded control in cost-sensitive industrial and consumer systems. It integrates 48 KB program ROM, 4 KB data flash with background operation (BGO), 10-bit A/D converter (12 channels), dual 8-bit D/A converters, LIN hardware module, and six independent timer units including complementary PWM-capable Timer RD. It operates across −40°C to +85°C and supports low-power wait/stop modes down to 2.0 µA.
For engineers reviewing the R5F21367CDFP#30 datasheet, R5F21367CDFP#30 pinout, R5F21367CDFP#30 application, or R5F21367CDFP#30 equivalent, key selection considerations include its 64-pin LQFP (PLQP0064KB-A) package, D-version temperature rating, integrated LIN transceiver support via UART0 and Timer RA, and real-time clock capability via Timer RE - all critical for appliance motor control, audio system UI management, and office equipment power sequencing.
Technical Context
The R5F21367CDFP#30 implements the R8C CPU core with 89 fundamental instructions, 16×16→32-bit hardware multiplier, and multiply-accumulate capability. Its memory map spans 1 Mbyte, with fixed interrupt vector table at 0FFDCh–0FFFFh and data flash blocks (1 KB × 4) mapped to 03000h–03FFFh.
Peripheral integration includes three UARTs (UART0–UART2), I²C bus (shared with SSU), synchronous serial interface, 14-bit watchdog timer with selectable low-speed on-chip oscillator source, and Data Transfer Controller (DTC) with 39 activation sources - enabling autonomous peripheral-to-memory transfers without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | R8C 16-bit core with 89 instructions, 16×16→32-bit multiplier, and MAC instruction |
| Memory | 48 KB program ROM + 4 KB data flash (1 KB × 4 blocks) with BGO; RAM size not specified in provided docs |
| Operating Temp | −40°C to +85°C (D version), enabling use in extended-temperature industrial environments |
| A/D Converter | 10-bit resolution, 12 input channels with sample-and-hold and sweep mode |
| D/A Converters | Two independent 8-bit D/A outputs (DA0, DA1) for analog signal generation |
| Timers | Timer RA/RB (8-bit), RC/RD/RF/RG (16-bit); RD supports complementary PWM for 3-phase motor drive |
| Serial Interfaces | UART0/1/2 (I²C-capable on UART2), SSU, LIN hardware module (using UART0 + Timer RA) |
| Power Modes | Standard, wait (4.0 µA @ 3.0 V, 32 kHz XCIN), stop (2.0 µA @ 3.0 V) |
Pinout & Package
Package: 64-pin LQFP (PLQP0064KB-A, previous code 64P6Q-A), surface-mount, 10 mm × 10 mm body, 0.5 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0_0–P0_7 | Analog inputs / D/A outputs / Timer RC I/O | AN0–AN7, DA0/DA1, TRCIOA–TRCIOD - support simultaneous ADC sampling and waveform generation |
| P1_0–P1_3 | Key interrupt inputs / Analog inputs | KI0–KI3 and AN8–AN11 enable touch-button UI with hardware debouncing and voltage monitoring |
| P2_0–P2_7 | Timer RD I/O (TRDIOx0/1) | Eight pins dedicated to dual 16-bit Timer RD for independent PWM channel control (6-pin complementary output) |
| P3_4/P3_5/P3_7 | I²C bus (SDA2/SCL2), SSU (SSI/SSCK/SSO) | Shared pins enable either I²C master/slave or synchronous serial communication without external logic |
| P4_3/P4_4 | XCIN/XCOUT | 32 kHz crystal interface for RTC and low-power clock source during stop mode |
| P6_0/P6_4/P6_3 | TREO / RXD1 / TXD1 | Real-time clock output, UART1 receive/transmit - supports isolated timing and serial debug in ultra-low-power states |
Key Features
| Feature | Design Value |
|---|---|
| Background Operation (BGO) | Data flash erase/write while executing program code - enables firmware updates without halting system operation |
| Hardware LIN Module | Integrated LIN 2.0/2.1 support via UART0 + Timer RA - eliminates need for external LIN transceiver in automotive body electronics |
| Complementary PWM (Timer RD) | Three-phase waveform generation with dead-time insertion and synchronous reset - directly drives gate drivers for BLDC motors |
| Low-Power Stop Mode | 2.0 µA current draw with 32 kHz XCIN active - sustains RTC and wake-up capability during battery-backed sleep |
| Multi-source DTC | 39 peripheral activation sources enable automatic ADC-to-RAM or UART-RX-to-buffer transfers - reduces CPU load by >70% in polling-heavy designs |
Applications
| Home Appliance Motor Control | Audio System UI Management |
|---|---|
Use Scenario: Variable-speed control of washing machine drum and pump motors using sensorless BLDC commutation. IC Role / Device Role / Timing Role: Primary MCU executing FOC algorithm, generating complementary PWM via Timer RD, and sampling current/voltage via 10-bit ADC. Use Value: Integrated 3-phase PWM with dead-time control and 12-channel ADC reduce BOM count by two ICs versus discrete solutions. | Use Scenario: Keypad scanning, display backlight dimming, and IR remote decoding in portable audio players. IC Role / Device Role / Timing Role: System controller managing KI0–KI3 key interrupts, driving DA0/DA1 for analog volume control, and running UART0-based IR protocol stack. Use Value: Hardware key interrupt with debounce and dual 8-bit DAC eliminate external RC networks and op-amp buffers. |
| Office Equipment Power Sequencing | Industrial Sensor Node Interface |
Use Scenario: Coordinated startup/shutdown of scanner lamp, stepper motors, and image sensor in multifunction printers. IC Role / Device Role / Timing Role: Central sequencer using Timer RE for real-time scheduling, UART2 for sensor feedback, and GPIO-controlled power MOSFET gates. Use Value: 8-bit real-time clock with seconds/minutes/hours/day-of-week counters ensures deterministic power state transitions within ±1 sec/day. | Use Scenario: Analog sensor conditioning and wireless transmission in battery-powered environmental monitors. IC Role / Device Role / Timing Role: Signal acquisition node performing 12-channel ADC sweeps, storing results in data flash via BGO, and waking UART2 for LoRaWAN uplink. Use Value: 4 KB data flash with 10,000 erase cycles enables local logging of 24+ hours of sensor history without external EEPROM. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F21367CNFP#30 | N-version (−20°C to +85°C); identical peripherals and memory but lower temp grade | Suitable for commercial indoor appliances only; not rated for industrial ambient extremes | Select when operating environment stays above −20°C and cost sensitivity outweighs extended temp margin |
| R5F21368CDFP#30 | 64 KB program ROM + 6 KB data flash; otherwise identical architecture, pinout, and peripherals | Required for larger firmware images (e.g., USB HID stack + OTA update handler) | Choose when application firmware exceeds 48 KB or requires additional data flash for field calibration storage |
Compared with R5F21367CNFP#30, the R5F21367CDFP#30 provides guaranteed operation down to −40°C - essential for outdoor kiosks or factory-floor controllers - while R5F21368CDFP#30 adds 16 KB ROM headroom and 2 KB extra data flash for future-proofing firmware growth and logging depth.
Availability
R5F21367CDFP#30 is available at Aetrix Electronics and suitable for home appliance motor control, audio system UI management, office equipment power sequencing, and industrial sensor node interface requiring stable component supply across extended temperature ranges.
Supply support for R5F21367CDFP#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The R8C/36C Group, including R5F21367CDFP#30, was engineered for cost-optimized, low-power embedded control in consumer and industrial equipment - emphasizing integrated peripherals, robust EMI/EMS performance, and seamless migration from 8-bit legacy platforms.
FAQ
What is the maximum operating frequency of the R5F21367CDFP#30?
The R5F21367CDFP#30 supports a maximum external crystal frequency of 20 MHz at VCC = 2.7–5.5 V, achieving a minimum instruction execution time of 50 ns. At reduced supply voltages (1.8–5.5 V), it operates up to 5 MHz with 200 ns minimum instruction time. The high-speed on-chip oscillator also provides programmable frequency adjustment for clock flexibility without external components.
Does the R5F21367CDFP#30 support hardware LIN communication?
Yes, the R5F21367CDFP#30 includes a dedicated hardware LIN module implemented using UART0 and Timer RA, supporting LIN 2.0 and 2.1 protocols. This enables direct connection to LIN transceivers without software bit-banging, reducing CPU overhead and improving timing accuracy for automotive body electronics and industrial sub-networks.
How many analog input channels does the R5F21367CDFP#30 have, and what is their resolution?
The R5F21367CDFP#30 features a 10-bit successive-approximation A/D converter with 12 analog input channels (AN0–AN11). It includes sample-and-hold functionality and sweep mode for sequential conversion - allowing full 12-channel acquisition in under 120 µs at maximum clock rate, suitable for multi-sensor monitoring in real-time control loops.
What low-power modes are available on the R5F21367CDFP#30, and what are their typical current draws?
The R5F21367CDFP#30 offers wait mode (4.0 µA at 3.0 V, 32 kHz XCIN) and stop mode (2.0 µA at 3.0 V), both retaining RAM content and enabling wake-up via external interrupt or RTC alarm. Standard operating mode draws 7.0 mA at 5.0 V/20 MHz. These modes are controlled via system clock registers CM0/CM1 and supported by dedicated oscillation stop detection circuitry.
Is the R5F21367CDFP#30 pin-compatible with other members of the R8C/36C Group?
Yes, all R8C/36C Group MCUs in the PLQP0064KB-A (64-pin LQFP) package - including R5F21364CDFP#30 through R5F2136CCDFP#30 - share identical pin assignments and electrical characteristics. This allows hardware design reuse across memory variants, simplifying platform scaling and firmware porting while maintaining mechanical and thermal compatibility.
R5F21367CDFP#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- R8C/3x/36C
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- R8C
- Core Size:
- 16-Bit
- Speed:
- 20MHz
- Connectivity:
- I2C, LINbus, SIO, SSU, UART/USART
- Peripherals:
- POR, PWM, Voltage Detect, WDT
- Number of I/O:
- 59
- Program Memory Size:
- 48KB (48K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 12x10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F21367CDFP#30 FAQ
1.How can I place an order for R5F21367CDFP#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F21367CDFP#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F21367CDFP#30 reliable?
The price and inventory of R5F21367CDFP#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F21367CDFP#30 is usually 5 days.
3.What payment methods are accepted for R5F21367CDFP#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F21367CDFP#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F21367CDFP#30?
R5F21367CDFP#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F21367CDFP#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F21367CDFP#30?
For technical support, including R5F21367CDFP#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F21367CDFP#30 requirements.
6.How does Aetrix verify that R5F21367CDFP#30 is sourced from the original manufacturer or authorized distributors?
All R5F21367CDFP#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F21367CDFP#30 meets industry standards.
7.What is the process for return or replacement of R5F21367CDFP#30?
All R5F21367CDFP#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F21367CDFP#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F21367CDFP#30 part is unused and in its original packaging.
Return procedure for R5F21367CDFP#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F21367CDFP#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

