Renesas R5F2136CSNFP#30
- Part No.:
- R5F2136CSNFP#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F2136CSNFP#30.pdf
- Description:
- IC MCU 16BIT 128KB FLASH 64LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,563
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F2136CSNFP#30 from Renesas Electronics is a 16-bit R8C CPU core-based microcontroller with 128 KB flash program ROM, 10 KB RAM, and 4 KB data flash (1 KB × 4 blocks) supporting background operation (BGO). It operates at up to 20 MHz (VCC = 2.7–5.5 V), integrates a 10-bit × 12-channel A/D converter, electrostatic capacitive touch sensor control unit (28 channels), and hardware LIN module. It targets embedded control in consumer audio equipment and household appliances requiring low EMI/EMS and integrated analog sensing.
For engineers reviewing the R5F2136CSNFP#30 datasheet, R5F2136CSNFP#30 pinout, R5F2136CSNFP#30 application, or R5F2136CSNFP#30 equivalent, this MCU offers confirmed support for UART0 (2 channels), UART2 (I²C/LIN-capable), SSU/I²C, 4 timer units (RJ/RB2/RC/RE2), watchdog timer, DTC, CRC calculator, and voltage detection with three selectable thresholds - all in a 64-pin LQFP package with 59 CMOS I/Os and high-current drive capability.
Technical Context
The R5F2136CSNFP#30 implements the R8C CPU core with 89 fundamental instructions, 1 Mbyte address space, and a dedicated 16×16→32-bit multiplier with MAC support. Its memory architecture separates program ROM (128 KB), data flash (4 KB BGO-enabled), and RAM (10 KB), with SFRs mapped across 00000h–02FFFh and 06800h–06FFFh for peripheral control including ELC and TSCU.
Peripheral integration includes dual UART interfaces (UART0_0/0_1 and UART2 with I²C mode), one SSU/I²C channel, hardware LIN using UART0_0/0_1 or RJ_0, 10-bit A/D with sweep mode and sample-and-hold, two comparator B circuits, and a 28-channel touch sensor control unit with CHxA0–CHxC and CH00–CH35 dedicated pins - all synchronized via event link controller (30 sources × 10 operations) independent of interrupt handling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | R8C 16-bit core with 89 instructions, 1 Mbyte address space, and 16×16→32-bit multiplier + MAC |
| Memory | 128 KB flash program ROM, 10 KB RAM, 4 KB data flash (1 KB × 4 blocks) with BGO |
| Operating Frequency | 20 MHz max (VCC = 2.7–5.5 V); 5 MHz min (VCC = 1.8–5.5 V) |
| A/D Converter | 10-bit resolution, 12 input channels, sample-and-hold, sweep mode |
| Touch Sensing | Electrostatic capacitive touch control unit supporting 28 channels (CHxA0–CHxC, CH00–CH35) |
| Timers | Timer RJ_0 (16-bit), RB2_0 (16-bit PWM), RC_0 (16-bit with 4 capture/compare), RE2 (8-bit RTC) |
| Serial Interfaces | UART0 (2 channels), UART2 (I²C/LIN/multiprocessor), SSU/I²C (1 channel), HW-LIN_0 (1 channel) |
Pinout & Package
Package: 64-pin LQFP (PLQP0064KB-A), 0.5 mm pitch, 10 × 10 mm body, N-version (−20°C to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0_0–P0_7 | Analog input / Touch I/O / UART / Timer | AN0–AN7, TRCIOA_0/TRCTRG_0, RXD_1/TXD_1, CLK_1 - multiplexed for A/D, touch, serial, and clock functions |
| P1_0–P1_7 | Analog input / Key interrupt / Timer / LIN | AN8–AN11, KI0–KI3, CLK_0, CH00–CH01, TRBO_0 - supports key wake-up, LIN timing, and analog sensing |
| P2_0–P2_7 | Touch I/O / General-purpose I/O | TRCIOB_0–TRCIOD_0, CH16–CH23 - dedicated for capacitive touch electrode drive and sensing |
| P3_0–P3_7 | UART2 / SSU / I²C / Interrupt | TXD2/RXD2/SDA2/SCL2, SSI_0/SCS_0/SSCK_0/SSO_0, INT3/CTS2/RTS2 - full hardware I²C and SSU interface |
| XIN/XOUT, XCIN/XCOUT | External oscillator inputs/outputs | Supports ceramic resonator (XIN/XOUT) and crystal (XCIN/XCOUT) for primary and secondary clock sources |
| RESET, MODE | Reset control / Boot configuration | Active-low reset input; MODE tied to VCC via resistor selects single-chip operating mode |
Key Features
| Feature | Design Value |
|---|---|
| Background Operation (BGO) | Data flash erase/write during program execution enables seamless firmware updates without halting MCU operation |
| Electrostatic Capacitive Touch Control Unit | Hardware-accelerated 28-channel touch sensing eliminates need for external touch controller ICs in appliance UIs |
| Hardware LIN Module | Dedicated LIN protocol engine using UART0_0/0_1 or Timer RJ_0 reduces CPU load and ensures deterministic bus timing |
| Voltage Detection Circuit | Three-point detection (VDD monitor + two configurable thresholds) provides robust power-fail warning and brown-out recovery |
| Event Link Controller (ELC) | 30 peripheral event sources linked to 10 operation types without CPU intervention - critical for real-time sensor-to-PWM response |
Applications
| Audio Equipment Control | Smart Household Appliance UI |
|---|---|
|
Use Scenario: Volume control, source selection, and display management in compact stereo receivers and Bluetooth speakers. IC Role / Device Role / Timing Role: Main system controller executing real-time audio routing logic, driving LED indicators, and managing IR/UART remote commands. Use Value: Integrated 10-bit A/D reads potentiometer wipers; touch sensor unit replaces mechanical buttons; UART2 handles Bluetooth module communication. |
Use Scenario: Touch-sensitive control panel on microwave ovens, washing machines, and air purifiers. IC Role / Device Role / Timing Role: Dedicated touch interface processor with built-in capacitive sensing, coordinating with main MCU via UART or LIN. Use Value: 28-channel TSCU supports multi-button overlay with noise immunity; BGO allows concurrent UI update and motor control firmware execution. |
| Industrial Sensor Node | Low-Power Consumer Remote |
|
Use Scenario: Battery-powered environmental sensor hub collecting temperature, humidity, and motion data. IC Role / Device Role / Timing Role: Low-power data acquisition node with A/D sampling, LIN bus communication, and watchdog supervision. Use Value: 2.2 µA stop-mode current extends battery life; hardware CRC-16 validates sensor data integrity before transmission. |
Use Scenario: IR learning remote with customizable button mapping and firmware-upgradable command sets. IC Role / Device Role / Timing Role: Embedded controller managing IR encoding, EEPROM storage, and USB/UART programming interface. Use Value: 128 KB flash stores multiple device profiles; data flash BGO enables field updates without erasing operational code. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F2136ASNFP | 96 KB program ROM, 8 KB RAM - 32 KB less flash and 2 KB less RAM than R5F2136CSNFP#30 | Suitable for simpler UIs with fewer features or smaller firmware footprints | Select when application firmware size remains under 96 KB and RAM usage stays ≤8 KB |
| R5F21368SNFP | 64 KB program ROM, 6 KB RAM - 64 KB less flash and 4 KB less RAM than R5F2136CSNFP#30 | Targeted at cost-sensitive, function-limited devices such as basic timers or single-function remotes | Choose only if firmware fits within 64 KB and no BGO-intensive updates are required |
Compared with R5F2136ASNFP and R5F21368SNFP, the R5F2136CSNFP#30 provides the largest on-chip memory (128 KB/10 KB), enabling complex touch UI stacks, dual-protocol communication (LIN + I²C), and field-upgradable firmware via BGO - making it optimal for next-generation appliance controllers where feature scalability matters.
Availability
R5F2136CSNFP#30 is available at Aetrix Electronics and suitable for audio equipment control, smart household appliance UI, industrial sensor nodes, and low-power consumer remotes requiring stable component supply and long-term manufacturing continuity.
Supply support for R5F2136CSNFP#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and consumer markets.
The R8C/36T-A Group, including R5F2136CSNFP#30, was designed for cost-effective, EMI-robust embedded control in consumer electronics - emphasizing integrated touch sensing, low-voltage operation, and hardware-peripheral offload to reduce system BOM and firmware complexity.
FAQ
What is the maximum operating frequency and voltage range for the R5F2136CSNFP#30?
The R5F2136CSNFP#30 supports a maximum CPU clock of 20 MHz at VCC = 2.7 V to 5.5 V, and operates down to 5 MHz at VCC = 1.8 V to 5.5 V. This dual-voltage flexibility allows deployment in both standard 5 V and low-power 3.3 V or 1.8 V systems while maintaining full peripheral functionality - critical for battery-powered R5F2136CSNFP#30 designs.
Does the R5F2136CSNFP#30 support hardware LIN communication?
Yes, the R5F2136CSNFP#30 integrates a dedicated HW-LIN_0 module compliant with LIN 2.x standards. It uses UART0_0, UART0_1, or Timer RJ_0 resources to implement physical layer timing and protocol handling - reducing CPU overhead by up to 70% compared to software LIN stacks. This makes R5F2136CSNFP#30 ideal for appliance sub-systems requiring deterministic, low-cost bus communication.
How many touch sensing channels does the R5F2136CSNFP#30 support, and what is the implementation method?
The R5F2136CSNFP#30 supports 28 electrostatic capacitive touch channels via its integrated Touch Sensor Control Unit (TSCU), using dedicated pins CHxA0, CHxA1, CHxB, CHxC, and CH00–CH35. It measures floating capacitance changes without external components, delivering noise-immune button/slider detection - a key differentiator for R5F2136CSNFP#30 in modern appliance UIs replacing mechanical switches.
What is the purpose of the Background Operation (BGO) function in the R5F2136CSNFP#30's data flash?
The BGO function allows the R5F2136CSNFP#30 to execute program code from flash memory while simultaneously erasing or writing to data flash blocks (1 KB × 4). This enables seamless firmware updates, parameter logging, or calibration storage without halting real-time tasks - a critical capability for R5F2136CSNFP#30 in always-on consumer devices requiring zero-downtime field upgrades.
Which serial interfaces are available on the R5F2136CSNFP#30, and how are they allocated?
The R5F2136CSNFP#30 provides UART0 (two independent channels), UART2 (supporting clock-synchronous/asynchronous modes plus I²C-bus and LIN), and SSU/I²C (one channel shared between synchronous serial and I²C protocols). Pin multiplexing is documented in Tables 1.4–1.6 of the datasheet, allowing flexible interface assignment - essential for R5F2136CSNFP#30 designs integrating Bluetooth modules, touch controllers, and sensor networks.
R5F2136CSNFP#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- R8C/3x/36T-A
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- R8C
- Core Size:
- 16-Bit
- Speed:
- 20MHz
- Connectivity:
- I2C, LINbus, SIO, SSU, UART/USART
- Peripherals:
- POR, PWM, Voltage Detect, WDT
- Number of I/O:
- 59
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 10K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 12x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -20°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F2136CSNFP#30 FAQ
1.How can I place an order for R5F2136CSNFP#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F2136CSNFP#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F2136CSNFP#30 reliable?
The price and inventory of R5F2136CSNFP#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F2136CSNFP#30 is usually 5 days.
3.What payment methods are accepted for R5F2136CSNFP#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F2136CSNFP#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F2136CSNFP#30?
R5F2136CSNFP#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F2136CSNFP#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F2136CSNFP#30?
For technical support, including R5F2136CSNFP#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F2136CSNFP#30 requirements.
6.How does Aetrix verify that R5F2136CSNFP#30 is sourced from the original manufacturer or authorized distributors?
All R5F2136CSNFP#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F2136CSNFP#30 meets industry standards.
7.What is the process for return or replacement of R5F2136CSNFP#30?
All R5F2136CSNFP#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F2136CSNFP#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F2136CSNFP#30 part is unused and in its original packaging.
Return procedure for R5F2136CSNFP#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F2136CSNFP#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

