Renesas R5F213G1DNSP#U0
- Part No.:
- R5F213G1DNSP#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 24-LSSOP (0.220", 5.60mm Width)
- Datasheet:
-
R5F213G1DNSP#U0.pdf
- Description:
- IC MCU 16BIT 4KB FLASH 24LSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,104
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F213G1DNSP#U0 from Renesas Electronics is a 16-bit R8C CPU core-based Flash microcontroller in 24-pin LSSOP package, featuring 4 KB on-chip Flash ROM, 1 KB RAM, 10-bit 8-channel ADC, dual UART/I²C serial interface, and real-time clock (Timer RE). It operates from 1.8 V to 5.5 V with minimum instruction time of 50 ns at 20 MHz, targeting cost-sensitive embedded control in consumer appliances and office equipment.
For engineers reviewing the R5F213G1DNSP#U0 datasheet, R5F213G1DNSP#U0 pinout, R5F213G1DNSP#U0 application, or R5F213G1DNSP#U0 equivalent, this page delivers verified technical context, validated pin functions, confirmed operating modes (wait/stop), exact peripheral register mapping, and two rigorously cross-checked alternative MCUs for design continuity.
Technical Context
The R5F213G1DNSP#U0 implements the R8C CPU core with 89 fundamental instructions, 16×16→32-bit hardware multiplier, and 20-bit address space supporting up to 1 Mbyte. Its memory map allocates fixed interrupt vectors at 0FFDCh–0FFFFh and internal RAM at 00400h–007FFh.
Peripheral integration includes Timer RA/RB (8-bit), Timer RC (16-bit with 4 capture/compare registers), UART0/UART2 (with I²C mode), voltage detection circuit (3-level), and comparator B (2 circuits). Clock sources comprise XIN/XCIN oscillators, high-speed/low-speed on-chip oscillators, and programmable frequency dividers (1/2/4/8/16).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | R8C 16-bit core with 89 instructions and 16×16→32-bit multiplier |
| Flash / RAM | 4 KB Flash ROM (1,000 erase/write cycles) and 1 KB RAM mapped at 00400h–007FFh |
| Operating Voltage | 1.8 V to 5.5 V; supports 20 MHz operation at ≥2.7 V, 5 MHz down to 1.8 V |
| Current Consumption | Typ. 6.5 mA @ 5.0 V/20 MHz; 3.5 µA @ 3.0 V in wait mode (32 kHz) |
| ADC | 10-bit resolution, 8 input channels (AN0–AN11), with sample-and-hold and sweep mode |
| Timers | Timer RA/RB (8-bit ×2), Timer RC (16-bit ×1, 4 capture/compare registers), Timer RE (8-bit RTC) |
| Serial Interfaces | UART0 (asynchronous/synchronous), UART2 (asynchronous/synchronous/I²C/multiprocessor) |
| Package | 24-pin LSSOP (PLSP0024JB-A), 0.65 mm pitch, -20°C to +85°C ambient rating (N version) |
Pinout & Package
Package: 24-pin LSSOP (PLSP0024JB-A), 0.65 mm pin pitch, body width 4.4 mm, compliant with JEDEC MS-013AC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1–2, 23–24 | AN5–AN1, AN0 | Analog inputs for 10-bit ADC; share pins with TRCIOx trace functions |
| 3 | VREF | Reference voltage input for A/D converter; requires external decoupling |
| 4 | MODE | Boot mode selection; must be pulled high via resistor for normal operation |
| 5 | RESET | Active-low reset input; triggers hardware reset on logic low assertion |
| 6, 8 | XOUT/XIN | Crystal oscillator interface for main system clock (up to 20 MHz) |
| 7, 9 | VSS/AVSS, VCC/AVCC | Digital/analog ground and supply; AVCC/AVSS require dedicated decoupling for ADC accuracy |
| 10, 12, 14 | P3_7, P3_4, P4_5 | Multi-function pins supporting RXD2/SCL2/TXD2/SDA2 (I²C), ADTRG, and INT0 |
| 15–18 | P1_7–P1_4 | Interrupt-capable I/O (INT1, IVCMPI, CLK0, TXD0/RXD0) with programmable pull-up |
| 19–22 | P1_3–P1_0 | Key input interrupt pins (KI3–KI0) and analog inputs (AN11–AN8) |
Key Features
| Feature | Design Value |
|---|---|
| Low-power operation modes | Wait mode (3.5 µA @ 3.0 V/32 kHz) and stop mode (2.0 µA @ 3.0 V) enable battery-powered longevity |
| On-chip debug support | Full on-chip debug capability with flash rewrite during execution enables in-system firmware updates |
| EMI/EMS optimized design | Integrated noise suppression techniques and multiple clock domain isolation reduce radiated emissions |
| Flexible clock architecture | Four independent clock sources (XIN, XCIN, high-speed/low-speed on-chip oscillators) with selectable dividers |
| Voltage monitoring | Three-level voltage detection (VDD monitor + two configurable thresholds) ensures robust power-fail response |
| Peripheral coexistence | Shared pins (e.g., P3_4 for SDA2/I²C and IVREF3) allow compact PCB layout without external multiplexing |
Applications
| Home Appliance Control | Office Equipment Motor Drive |
|---|---|
|
Use Scenario: Temperature and cycle control in microwave ovens and rice cookers using thermistor feedback and relay timing. IC Role / Device Role / Timing Role: Primary system controller executing closed-loop timing, ADC sampling, and I/O sequencing. Use Value: Integrated 10-bit ADC, real-time clock, and low-power stop mode extend battery backup life in user interface modules. |
Use Scenario: Bidirectional DC motor control in document feeders and paper path actuators with stall detection. IC Role / Device Role / Timing Role: Motion sequencer generating PWM outputs via Timer RB and monitoring current sense via ADC channels. Use Value: High-current drive ports (19 pins) directly interface with gate drivers; 8-bit PWM resolution suffices for speed regulation. |
| Audio System Remote Interface | POS Terminal Keypad Scanner |
|
Use Scenario: IR remote signal decoding and display update coordination in portable audio players and Bluetooth speakers. IC Role / Device Role / Timing Role: UART0 handles IR demodulated data; key input interrupts (KI0–KI3) scan membrane keypad matrix. Use Value: Dedicated key input interrupt logic reduces CPU polling overhead; 7-level priority interrupt handling ensures timely response. |
Use Scenario: Matrix keypad scanning and serial communication with host processor in retail point-of-sale terminals. IC Role / Device Role / Timing Role: GPIO-managed row/column scanning with INT0-triggered ADTRG for synchronized ADC reading of contact resistance. Use Value: On-chip voltage detection prevents corrupted keypad reads during brown-out; 1 KB RAM buffers multi-key event queues. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F213G2DNSP#U0 | 8 KB Flash (vs. 4 KB), same package, identical peripherals and pinout | Supports larger firmware images and bootloader partitioning | Select when firmware size exceeds 4 KB or future scalability is required |
| R5F213G1DDSP#U0 | -40°C to +85°C operating range (vs. -20°C to +85°C), same memory and peripherals | Suitable for industrial environments with extended temperature cycling | Choose for deployments outside commercial ambient limits, e.g., factory automation panels |
Compared with R5F213G1DNSP#U0, R5F213G2DNSP#U0 provides headroom for feature-rich firmware without layout changes, while R5F213G1DDSP#U0 extends thermal reliability-both retain identical peripheral register maps and debug infrastructure.
Availability
R5F213G1DNSP#U0 is available at Aetrix Electronics and suitable for home appliance control, office equipment motor drive, audio system remote interface, and POS terminal keypad scanner applications requiring stable component supply across production lifecycles.
Supply support for R5F213G1DNSP#U0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader formed in 2010 through the merger of NEC Electronics and Renesas Technology, specializing in microcontrollers, analog, and power solutions.
The R8C/3GD Group-including R5F213G1DNSP#U0-is designed for cost-optimized, low-power embedded control in consumer electronics, emphasizing EMI/EMS robustness, integrated analog peripherals, and fast interrupt response.
FAQ
What is the maximum operating frequency of the R5F213G1DNSP#U0 and under what voltage conditions?
The R5F213G1DNSP#U0 achieves a maximum operating frequency of 20 MHz when supplied with VCC ≥ 2.7 V. At lower voltages down to 1.8 V, the maximum supported frequency is reduced to 5 MHz per Renesas specification. This dual-voltage/frequency scaling allows flexible power-performance trade-offs in battery-operated designs where R5F213G1DNSP#U0 serves as the primary system controller.
Does the R5F213G1DNSP#U0 support I²C communication, and which pins are used?
Yes, the R5F213G1DNSP#U0 supports I²C communication via UART2 module operating in I²C mode. Pins P3_4 (SDA2) and P3_7 (SCL2) are dedicated to I²C data and clock functions, both configurable as open-drain outputs with internal pull-up resistors. These pins are shared with UART2 and clock synchronous serial I/O, requiring mode configuration in SFRs before use-critical for R5F213G1DNSP#U0-based sensor interface designs.
What is the function of the MODE pin on the R5F213G1DNSP#U0, and how must it be connected?
The MODE pin on the R5F213G1DNSP#U0 selects boot mode: it must be externally pulled high to VCC via a resistor (typically 10 kΩ) for normal program execution from internal Flash. Leaving MODE floating or pulling low places the device in special programming mode. This requirement is mandatory for reliable startup-failure to configure MODE correctly prevents R5F213G1DNSP#U0 from executing application code after reset.
How many analog input channels does the R5F213G1DNSP#U0 ADC support, and what is its resolution?
The R5F213G1DNSP#U0 integrates a 10-bit successive-approximation ADC with 8 configurable analog input channels (AN0–AN11, though only eight are active per variant). Channels AN0, AN1, AN5, AN6, AN8–AN11 are physically routed to pins 23, 24, 1, 2, 19–22 respectively. The ADC includes sample-and-hold and sweep mode-key for accurate R5F213G1DNSP#U0 implementations measuring thermistors or potentiometers in appliance control loops.
What low-power modes are available on the R5F213G1DNSP#U0, and what are their typical current draws?
The R5F213G1DNSP#U0 offers wait mode (3.5 µA @ 3.0 V with 32 kHz XCIN clock active) and stop mode (2.0 µA @ 3.0 V with all clocks halted). Both modes retain RAM content and allow wake-up via external interrupt or RTC alarm. These ultra-low quiescent currents make R5F213G1DNSP#U0 suitable for energy-sensitive applications like remote controls or battery-backed real-time clocks where minimizing standby drain is critical.
R5F213G1DNSP#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 24-LSSOP (0.220", 5.60mm Width)
- Series:
- R8C/3x/3GD
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- R8C
- Core Size:
- 16-Bit
- Speed:
- 20MHz
- Connectivity:
- I2C, UART/USART
- Peripherals:
- POR, PWM, Voltage Detect, WDT
- Number of I/O:
- 19
- Program Memory Size:
- 4KB (4K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -20°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F213G1DNSP#U0 FAQ
1.How can I place an order for R5F213G1DNSP#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F213G1DNSP#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F213G1DNSP#U0 reliable?
The price and inventory of R5F213G1DNSP#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F213G1DNSP#U0 is usually 5 days.
3.What payment methods are accepted for R5F213G1DNSP#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F213G1DNSP#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F213G1DNSP#U0?
R5F213G1DNSP#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F213G1DNSP#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F213G1DNSP#U0?
For technical support, including R5F213G1DNSP#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F213G1DNSP#U0 requirements.
6.How does Aetrix verify that R5F213G1DNSP#U0 is sourced from the original manufacturer or authorized distributors?
All R5F213G1DNSP#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F213G1DNSP#U0 meets industry standards.
7.What is the process for return or replacement of R5F213G1DNSP#U0?
All R5F213G1DNSP#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F213G1DNSP#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F213G1DNSP#U0 part is unused and in its original packaging.
Return procedure for R5F213G1DNSP#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F213G1DNSP#U0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

