Renesas R5F213G4CDSP#W4
- Part No.:
- R5F213G4CDSP#W4
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 24-LSSOP (0.220", 5.60mm Width)
- Datasheet:
-
R5F213G4CDSP#W4.pdf
- Description:
- IC MCU 16BIT 16KB FLASH 24LSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,679
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F213G4CDSP#W4 from Renesas Electronics is a 16-bit R8C CPU core microcontroller in the R8C/3GC Group, designed for embedded control in cost-sensitive industrial and consumer applications. It features 16 KB program flash, 1.5 KB RAM, 4 KB data flash with background operation (BGO), 10-bit × 8-channel ADC, dual 8-bit DACs, LIN hardware module, and operates from 1.8 V to 5.5 V across –40°C to +85°C.
For engineers reviewing the R5F213G4CDSP#W4 datasheet, R5F213G4CDSP#W4 pinout, R5F213G4CDSP#W4 application, or R5F213G4CDSP#W4 equivalent, key selection criteria include its D-version industrial temperature rating, LSSOP-24 package with 0.65 mm pitch, integrated LIN transceiver support via UART0+TimerRA, and BGO-enabled field firmware updates without halting execution.
Technical Context
The R5F213G4CDSP#W4 implements the R8C CPU core with 89 fundamental instructions, 16×16→32-bit multiplier, and multiply-accumulate capability. Its memory map spans 1 Mbyte, with fixed interrupt vector table at 0FFDCh–0FFFFh and data flash blocks (1 KB × 4) mapped to 03000h–03FFFh.
It integrates four clock sources - XIN/XCIN oscillators, high-speed on-chip oscillator (adjustable), and low-speed on-chip oscillator - with selectable frequency dividers (1/2/4/8/16) and oscillation stop detection. Power management includes wait mode (3.5 µA @ 3.0 V, 32 kHz) and stop mode (2.0 µA).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | R8C 16-bit core with 89 instructions, 16×16→32-bit multiplier, and MAC unit for real-time signal processing. |
| Memory | 16 KB flash ROM + 1.5 KB RAM + 4 KB data flash (1 KB × 4 blocks) with BGO for concurrent read/write during program execution. |
| ADC/DAC | 10-bit resolution × 8 channels with sample-and-hold and sweep mode; dual 8-bit DAC outputs (DA0/DA1) for analog waveform generation. |
| Timers | Timer RA (8-bit, PWM/event counter), RB (8-bit, programmable waveform), RC (16-bit, 4 capture/compare), RE (8-bit RTC with sec/min/hr/day-of-week). |
| Serial Interfaces | UART0 (LIN-capable), UART2 (I²C mode + multiprocessor comms), SSU/I²C-bus (shared), hardware LIN module using UART0 + TimerRA. |
| Operating Range | –40°C to +85°C (D version), supply voltage 1.8 V to 5.5 V; current draw: 6.5 mA @ 5 V/20 MHz, 2.0 µA in stop mode. |
| Package | LSSOP-24 (PLSP0024JB-A), 0.65 mm pin pitch, surface-mount, RoHS-compliant. |
Pinout & Package
Package: PLSP0024JB-A - 24-pin Low-Profile Small Outline Package (LSSOP), 0.65 mm lead pitch, 8.6 mm × 3.9 mm body, exposed pad optional per design.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (P0_2) | A/D Input / TRCIOA/TRCTRG | Analog input AN5; configurable as Timer RC I/O or external trigger for A/D conversion. |
| 2 (P0_1) | A/D Input / TRCIOA/TRCTRG | Analog input AN6; supports simultaneous sampling with other ANx pins in sweep mode. |
| 3 (P4_2) | VREF Input | External reference voltage input for A/D and D/A converters; enables precise full-scale adjustment. |
| 4 (MODE) | Boot Mode Select | Must be pulled high via resistor to enable single-chip mode; determines reset vector behavior. |
| 5 (RESET) | Active-Low Reset | Asynchronous reset input; initiates power-on reset sequence and clears CPU registers and peripherals. |
| 6 (XOUT) | XIN Clock Output / XCIN Input | Drives external crystal/resonator (XIN/XOUT); also accepts external clock when XIN is open. |
| 7 (VSS/AVSS) | Digital & Analog Ground | Common ground return for logic and analog sections; separate AVSS improves ADC noise immunity. |
| 8 (XIN) | XIN Clock Input / XCIN Output | Primary system clock input; connects to crystal/resonator; supports up to 20 MHz operation. |
| 9 (VCC/AVCC) | Supply Voltage / Analog VDD | 1.8–5.5 V main supply; AVCC powers ADC/DAC and must be decoupled near pin for accuracy. |
| 10 (P3_7) | SDA / SSO / TRAO / RXD2/SCL2/TXD2/SDA2 | I²C data line (SDA), SSU output (SSO), Timer RA output (TRAO), or UART2/I²C bidirectional channel. |
| 11 (P3_5) | SCL / SSCK / CLK2 / TRCIOD | I²C clock (SCL), SSU clock (SSCK), UART2 clock (CLK2), or Timer RC I/O for flexible peripheral sharing. |
| 12 (P3_4) | SSI / IVREF3 / RXD2/SCL2/TXD2/SDA2 | SSU data I/O (SSI), comparator reference (IVREF3), or full-duplex UART2/I²C interface. |
| 13 (P3_3) | SCS / CTS2/RTS2 / TRCCLK / IVCMP3 | SSU chip select (SCS), UART2 flow control (CTS2/RTS2), Timer RC clock input, or comparator input. |
| 14 (P4_5) | ADTRG / INT0 / RXD2/SCL2 | External A/D trigger (ADTRG), interrupt source (INT0), or UART2 receive/data line for multi-function flexibility. |
| 15 (P1_7) | IVCMP1 / INT1 / TRAIO | Comparator B input (IVCMP1), interrupt source (INT1), or Timer RA I/O for pulse-width measurement. |
| 16 (P1_6) | IVREF1 / CLK0 | Comparator B reference voltage input (IVREF1) or UART0 clock output (CLK0) for synchronous serial timing. |
| 17 (P1_5) | INT1 / RXD0 / TRAIO | Dual-interrupt input (INT1), UART0 receive (RXD0), or Timer RA I/O - software-configurable per function. |
| 18 (P1_4) | TXD0 / TRCCLK | UART0 transmit (TXD0) or Timer RC external clock input (TRCCLK) - selected via peripheral register setup. |
| 19 (P1_3) | KI3 / TRBO / AN11 / TRCIOC | Key interrupt input (KI3), Timer RB output (TRBO), analog input AN11, or Timer RC I/O - multiplexed by register. |
| 20 (P1_2) | KI2 / TRCIOB / AN10 | Key interrupt (KI2), Timer RC I/O (TRCIOB), or analog input AN10 - supports wake-up from low-power modes. |
| 21 (P1_1) | KI1 / TRCIOA/TRCTRG / AN9 | Key interrupt (KI1), Timer RC I/O or trigger (TRCIOA/TRCTRG), or analog input AN9 - enables touch-key sensing. |
| 22 (P1_0) | KI0 / TRCIOD / AN8 | Key interrupt (KI0), Timer RC I/O (TRCIOD), or analog input AN8 - supports 4-key matrix with internal pull-ups. |
| 23 (P0_7) | AN0 / DA1 / TRCIOC | Analog input AN0, DAC output DA1, or Timer RC I/O - allows mixed-signal feedback loop implementation. |
| 24 (P0_6) | AN1 / DA0 / TRCIOD | Analog input AN1, DAC output DA0, or Timer RC I/O - enables dual DAC waveform synthesis with analog inputs. |
Key Features
| Feature | Design Value |
|---|---|
| Background Operation (BGO) | Enables real-time firmware updates and data logging while application code executes - no CPU stall required. |
| Hardware LIN Module | Full LIN 2.0/2.1 compliance via dedicated UART0 + TimerRA combination; eliminates external transceiver in basic nodes. |
| Dual 8-bit DAC Outputs | Simultaneous analog waveform generation (e.g., motor ramp control, audio tone synthesis) with independent update control. |
| 10-bit × 8-channel ADC | Configurable sweep mode with automatic channel sequencing and trigger synchronization for sensor array acquisition. |
| Low-Power Operating Modes | Stop mode (2.0 µA) and wait mode (3.5 µA) with 32 kHz XCIN clock preserve RTC and wake-up capability. |
| Integrated Voltage Detection | Three-level voltage monitor (VDD, VD0, VD1) with programmable thresholds ensures robust brown-out recovery. |
Applications
| Home Appliance Motor Control | Industrial Sensor Node |
|---|---|
|
Use Scenario: Variable-speed control of BLDC fans and compressors in air conditioners and refrigerators. IC Role / Device Role / Timing Role: Main system controller executing FOC algorithms, managing LIN communication with master ECU, and generating PWM via Timer RB/RC. Use Value: Integrated LIN + dual DAC + 10-bit ADC reduces BOM count by eliminating external transceiver and analog front-end components. |
Use Scenario: Battery-powered environmental monitoring node measuring temperature, humidity, and CO₂ via analog sensors. IC Role / Device Role / Timing Role: Low-power data acquisition hub with RTC-based wake-up, ADC sweep mode, and UART2/I²C sensor interfacing. Use Value: Stop-mode current of 2.0 µA extends battery life beyond 5 years; BGO enables remote firmware patching over UART. |
| Audio Equipment UI Controller | Office Equipment Power Management |
|
Use Scenario: Keypad, display backlight, and audio codec control in compact stereo receivers and soundbars. IC Role / Device Role / Timing Role: Peripheral manager handling KI0–KI3 key interrupts, driving LED segments via high-current I/O ports, and generating audio tones via DACs. Use Value: 19 CMOS I/O ports with selectable pull-ups simplify front-panel wiring; 89-instruction R8C core delivers responsive UI response under 100 µs latency. |
Use Scenario: Standby power supervisor and wake-on-LAN controller in multifunction printers and copiers. IC Role / Device Role / Timing Role: System power sequencer monitoring AC input, controlling DC-DC enable lines, and asserting RESET to main SoC upon valid rail detection. Use Value: Voltage detection circuit with three independent thresholds replaces discrete supervisor ICs; 1.8 V min operating voltage supports ultra-low-power standby rails. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F213G4CNSP | N-version (-20°C to +85°C), same memory, same LSSOP-24 package, identical peripheral set. | Not qualified for extended industrial environments requiring -40°C operation. | Select R5F213G4CNSP only for commercial-grade applications where ambient temperature remains above -20°C. |
| R5F213G4CNNP | PWQN0024KC-A (HWQFN-24, 0.5 mm pitch), same memory and peripherals, but different thermal and PCB layout characteristics. | Higher thermal conductivity and smaller footprint; requires rework of PCB land pattern and stencil design. | Choose R5F213G4CNNP when board space is constrained and thermal performance outweighs assembly complexity. |
Compared with R5F213G4CNSP and R5F213G4CNNP, the R5F213G4CDSP#W4 uniquely combines industrial temperature range, LSSOP-24 package compatibility with legacy designs, and hardware LIN support - making it optimal for drop-in upgrades in existing appliance and office equipment platforms.
Availability
R5F213G4CDSP#W4 is available at Aetrix Electronics and suitable for home appliance motor control, industrial sensor nodes, audio equipment UI, and office equipment power management requiring stable component supply and long-term lifecycle assurance.
Supply support for R5F213G4CDSP#W4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT markets.
The R8C/3GC Group was engineered for cost-optimized, low-power 16-bit control in white goods, audio systems, and office automation - emphasizing integration of LIN, analog peripherals, and robust flash reliability.
FAQ
What is the maximum operating frequency of the R5F213G4CDSP#W4?
The R5F213G4CDSP#W4 supports a maximum external crystal frequency of 20 MHz at VCC = 2.7–5.5 V, enabling instruction execution at 50 ns minimum cycle time. At lower voltages (1.8 V), max frequency drops to 5 MHz with 200 ns minimum instruction time - verified in Table 1.1 of the R01DS0036EJ0100 datasheet.
Does the R5F213G4CDSP#W4 support hardware LIN communication?
Yes, the R5F213G4CDSP#W4 integrates a dedicated hardware LIN module that combines UART0 and TimerRA to implement full LIN 2.0/2.1 protocol - including auto-baud detection, checksum calculation, and frame timing - without CPU intervention, as confirmed in Section 1.1 and Figure 1.2 of the datasheet.
What is the purpose of the Background Operation (BGO) feature in the R5F213G4CDSP#W4?
The BGO feature allows the R5F213G4CDSP#W4 to execute application code while simultaneously erasing or programming data flash blocks - critical for over-the-air firmware updates and real-time data logging. This avoids CPU stalls and maintains deterministic timing, as detailed in Section 1.1 and Table 1.2.
Can the R5F213G4CDSP#W4 operate from a 1.8 V supply?
Yes, the R5F213G4CDSP#W4 is fully specified down to 1.8 V at reduced frequency (5 MHz), supporting ultra-low-power applications such as battery-backed sensor nodes. Its voltage detection circuit monitors VCC and triggers reset if supply falls below programmable thresholds, per Table 1.1 and Section 1.1.2.
How many analog input channels does the R5F213G4CDSP#W4 ADC support?
The R5F213G4CDSP#W4 integrates a 10-bit successive-approximation ADC with eight analog input channels (AN0–AN11, excluding AN2–AN4), supporting simultaneous sampling in sweep mode and external trigger (ADTRG) for synchronized acquisition - as defined in Table 1.2 and Section 1.1.2.
R5F213G4CDSP#W4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 24-LSSOP (0.220", 5.60mm Width)
- Series:
- R8C/3x/3GC
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- R8C
- Core Size:
- 16-Bit
- Speed:
- 20MHz
- Connectivity:
- I2C, LINbus, SIO, SSU, UART/USART
- Peripherals:
- POR, PWM, Voltage Detect, WDT
- Number of I/O:
- 19
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 1.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 8x10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F213G4CDSP#W4 FAQ
1.How can I place an order for R5F213G4CDSP#W4 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F213G4CDSP#W4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F213G4CDSP#W4 reliable?
The price and inventory of R5F213G4CDSP#W4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F213G4CDSP#W4 is usually 5 days.
3.What payment methods are accepted for R5F213G4CDSP#W4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F213G4CDSP#W4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F213G4CDSP#W4?
R5F213G4CDSP#W4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F213G4CDSP#W4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F213G4CDSP#W4?
For technical support, including R5F213G4CDSP#W4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F213G4CDSP#W4 requirements.
6.How does Aetrix verify that R5F213G4CDSP#W4 is sourced from the original manufacturer or authorized distributors?
All R5F213G4CDSP#W4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F213G4CDSP#W4 meets industry standards.
7.What is the process for return or replacement of R5F213G4CDSP#W4?
All R5F213G4CDSP#W4 units undergo pre-shipment inspection (PSI). If there is an issue with R5F213G4CDSP#W4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F213G4CDSP#W4 part is unused and in its original packaging.
Return procedure for R5F213G4CDSP#W4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F213G4CDSP#W4 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

