Renesas R5F213G4DDSP#U0
- Part No.:
- R5F213G4DDSP#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 24-LSSOP (0.220", 5.60mm Width)
- Datasheet:
-
R5F213G4DDSP#U0.pdf
- Description:
- IC MCU 16BIT 16KB FLASH 24LSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F213G4DDSP#U0 from Renesas Electronics is a 16-bit Flash-based microcontroller in the R8C/3GD Group, featuring the R8C CPU core, 16 KB on-chip Flash ROM, 1 KB RAM, and operation over −40°C to +85°C. It integrates an 8-bit ×1 timer RA, 8-bit ×1 timer RB, 16-bit ×1 timer RC, real-time clock timer RE, 10-bit ×8-channel A/D converter, two comparators, UART0/UART2 (with I²C mode), and multiple clock sources including XIN/XCIN oscillators and on-chip high-/low-speed oscillators. It targets cost-sensitive, low-power embedded control in consumer appliances.
For engineers reviewing the R5F213G4DDSP#U0 datasheet, R5F213G4DDSP#U0 pinout, R5F213G4DDSP#U0 application, or R5F213G4DDSP#U0 equivalent, this page delivers verified technical context, exact pin functions per PLSP0024JB-A package, key timing and power specs, real-world use cases in appliance motor control and sensor interface, and two validated alternative MCUs with documented functional and thermal differences.
Technical Context
The R5F213G4DDSP#U0 implements the R8C CPU core with 89 fundamental instructions, 16×16→32-bit hardware multiplier, and 20-bit address space supporting up to 1 Mbyte. Its interrupt system provides 69 vectors with 7 priority levels and supports external INT0/INT1/INT3 plus key-input KI0–KI3 triggers.
Peripherals include UART2 with full I²C-bus compatibility (SCL2/SDA2), dual clock-synchronous serial interfaces, 10-bit A/D with sample-and-hold and sweep mode, and four independent timer modules (RA, RB, RC, RE) enabling PWM generation, input capture, real-time clocking, and event counting-all configurable via dedicated SFRs at fixed memory-mapped addresses (e.g., TRCIC at 0047h, ADIC at 004Eh).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | R8C 16-bit core with 89 instructions, 50 ns min. instruction time at 20 MHz, 16×16→32-bit multiplier |
| Memory | 16 KB Flash ROM (address range 0C000h–0FFFFh), 1 KB RAM (00400h–007FFh) |
| Operating Temp | −40°C to +85°C (D version, confirmed in Table 1.2 and Figure 1.1) |
| Supply Voltage | 1.8 V to 5.5 V; supports 20 MHz operation at ≥2.7 V, 5 MHz down to 1.8 V |
| Power Consumption | Typ. 6.5 mA @ 5.0 V/20 MHz; 3.5 µA @ 3.0 V in wait mode (XCIN = 32 kHz); 2.0 µA in stop mode |
| A/D Converter | 10-bit resolution, 8 channels (AN0–AN11), sample-and-hold, sweep mode enabled |
| Timers | Timer RA (8-bit, period/PWM), RB (8-bit, PWM/one-shot), RC (16-bit, 4 capture/compare registers), RE (8-bit real-time clock) |
Pinout & Package
Package: 24-pin LSSOP (PLSP0024JB-A, 0.65 mm pitch), RoHS-compliant, surface-mount.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (P0_2) | A/D Input / TRCIOA | Analog channel AN5; selectable as Timer RC I/O for trigger/capture |
| 2 (P0_1) | A/D Input / TRCIOA | Analog channel AN6; dual-function with Timer RC signal routing |
| 3 (P4_2) | Reference Voltage Input | VREF pin for A/D converter reference; requires external decoupling |
| 4 (MODE) | Boot Mode Select | Must be pulled high via resistor to enable normal single-chip operation |
| 5 (RESET) | Active-Low Reset Input | Asynchronous reset assertion resets CPU, peripherals, and SFRs to power-on state |
| 6 (XOUT) | XIN Clock Output / XCOUT | Drives external crystal/resonator; also serves as XCIN clock output in low-speed mode |
| 7 (VSS/AVSS) | Digital & Analog Ground | Common return for digital logic and A/D converter; separate AVSS minimizes noise coupling |
| 8 (XIN) | XIN Clock Input | Primary high-speed clock input (up to 20 MHz); paired with XOUT for crystal oscillator |
| 9 (VCC/AVCC) | Digital & Analog Supply | Single 1.8–5.5 V supply powers core and A/D; AVCC bypassing critical for 10-bit accuracy |
| 10 (P3_7) | Serial Interface I/O | TRAO output or RXD2/SCL2/TXD2/SDA2 bidirectional - enables UART2 or I²C-bus master/slave |
| 11 (P3_5) | Serial Clock / TRCIOD | CLK2 I/O for synchronous serial; also Timer RC trigger input (TRCIOD) |
| 12 (P3_4) | I²C Data / IVREF3 | SDA2 bidirectional I²C line; also comparator B reference input IVREF3 |
| 13 (P3_3) | Interrupt / RTS2 / IVCMP3 | INT3 input, RTS2 flow control output, and analog input for Comparator B channel 3 |
| 14 (P4_5) | A/D Trigger / INT0 | ADTRG initiates conversion; also serves as INT0 interrupt source tied to Timer RB/RC |
| 15 (P1_7) | Comparator Input / INT1 | IVCMP1 analog input for Comparator B; shares pin with INT1 interrupt request |
| 16 (P1_6) | Output Clock / IVREF1 | CLK0 output for external timing sync; also comparator reference IVREF1 |
| 17 (P1_5) | UART0 RX / INT1 | RXD0 serial input; doubles as secondary INT1 source (in addition to P1_7) |
| 18 (P1_4) | UART0 TX / TRCCLK | TXD0 serial output; also Timer RC external clock input (TRCCLK) |
| 19 (P1_3) | Key Input / AN11 / TRBO | KI3 key interrupt input, analog channel AN11, and Timer RB output (TRBO) |
| 20 (P1_2) | Key Input / AN10 / TRCIOB | KI2 key interrupt, AN10 analog input, and Timer RC I/O (TRCIOB) |
| 21 (P1_1) | Key Input / AN9 / TRCIOA | KI1 key interrupt, AN9 analog input, and Timer RC I/O (TRCIOA/TRCTRG) |
| 22 (P1_0) | Key Input / AN8 / TRCIOD | KI0 key interrupt, AN8 analog input, and Timer RC I/O (TRCIOD) |
| 23 (P0_7) | A/D Input / TRCIOC | AN0 analog input; also Timer RC I/O (TRCIOC) for capture/compare |
| 24 (P0_6) | A/D Input / TRCIOD | AN1 analog input; also Timer RC I/O (TRCIOD) - same function as P1_0 |
Key Features
| Feature | Design Value |
|---|---|
| Low-Power Operation Modes | Wait mode (3.5 µA @ 3.0 V, 32 kHz XCIN) and stop mode (2.0 µA) enable battery-powered longevity |
| Integrated A/D with Sweep Mode | 10-bit ×8-channel converter supports automatic sequential sampling across all enabled ANx inputs without CPU intervention |
| I²C-Bus Compatible UART2 | Full hardware I²C implementation (SCL2/SDA2) meets standard-mode (100 kbps) timing; no bit-banging required |
| Hardware Multiplier & MAC | 16×16→32-bit multiply and 16×16+32→32-bit multiply-accumulate accelerate motor control and filtering algorithms |
| Four Independent Timers | RA/RB/RC/RE provide concurrent PWM, input capture, real-time clock, and event counting - eliminating need for external timers |
Applications
| Home Appliance Motor Control | Consumer Audio Device Interface |
|---|---|
Use Scenario: Controlling BLDC fan motors in air purifiers with variable speed and overcurrent protection. IC Role / Device Role / Timing Role: R5F213G4DDSP#U0 executes closed-loop commutation using Timer RC PWM outputs and monitors current via AN5/AN6 with 10-bit resolution. Use Value: Integrated 16-bit PWM with dead-time control and fast A/D sampling reduces BOM count and improves response to load transients. |
Use Scenario: Managing IR remote decoding, display backlight dimming, and audio codec configuration in portable speakers. IC Role / Device Role / Timing Role: R5F213G4DDSP#U0 uses UART2 in I²C mode to configure audio DACs and Timer RB for precise LED PWM dimming (1–100% duty cycle). Use Value: Single-chip integration of IR input (KI0–KI3), I²C master, and 8-bit PWM eliminates discrete logic and level shifters. |
| Office Equipment Sensor Hub | Industrial Panel Controller |
Use Scenario: Aggregating temperature, humidity, and motion data from multiple sensors in smart printers. IC Role / Device Role / Timing Role: R5F213G4DDSP#U0 scans 8-channel A/D (AN0–AN11) in sweep mode, processes data, and reports via UART0 to main controller. Use Value: Hardware sweep mode offloads CPU, enabling 100 ksps aggregate sampling while maintaining <10 µA sleep current. |
Use Scenario: Providing HMI button scanning, status LED control, and RS-232 diagnostics in DIN-rail mounted PLC accessories. IC Role / Device Role / Timing Role: R5F213G4DDSP#U0 handles 4-key matrix (KI0–KI3) with debounce, drives LEDs via high-current I/O ports, and communicates via UART0. Use Value: −40°C to +85°C rating and integrated voltage detection (VW0C/VW1C) ensure reliable operation in uncontrolled industrial enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F213G4DNSP | Same core, memory, and peripherals but rated for −20°C to +85°C (N version); lacks extended low-temp qualification | Suitable for indoor consumer electronics only; not qualified for automotive underhood or outdoor industrial use | Select R5F213G4DNSP only if ambient operating temperature remains above −20°C and cost is primary constraint |
| R5F213G5DDSP | Identical D-version rating and package, but with 24 KB Flash (vs. 16 KB) and same 1 KB RAM; no peripheral changes | Enables larger firmware (e.g., added USB HID stack or OTA update handler) without changing PCB layout or driver code | Choose R5F213G5DDSP when future firmware expansion or field-upgrade capability is required within same footprint |
Compared with R5F213G4DNSP, the R5F213G4DDSP#U0 adds guaranteed −40°C startup and operation - critical for outdoor or unheated environments - while R5F213G5DDSP trades flash capacity for scalability without altering thermal or I/O behavior.
Availability
R5F213G4DDSP#U0 is available at Aetrix Electronics and suitable for home appliance motor control, consumer audio device interface, office equipment sensor hubs, and industrial panel controllers requiring stable component supply across extended temperature ranges.
Supply support for R5F213G4DDSP#U0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation, formed in 2010 from the merger of NEC Electronics and Renesas Technology, is a global semiconductor leader focused on microcontrollers, analog, and power solutions.
The R8C/3GD Group, including R5F213G4DDSP#U0, was designed for cost-optimized, low-power embedded control in consumer and office equipment - emphasizing integration of A/D, timers, and communication interfaces in compact LSSOP packages.
FAQ
What is the maximum operating frequency of the R5F213G4DDSP#U0 and under what voltage conditions?
The R5F213G4DDSP#U0 achieves a maximum operating frequency of 20 MHz when supplied with VCC ≥ 2.7 V. At lower supply voltages down to 1.8 V, the maximum supported frequency reduces to 5 MHz - a specification explicitly defined in Table 1.2 of the R8C/3GD Group datasheet (REJ03B0289-0100 Rev.1.00). This dual-voltage/frequency rating enables flexible power management in battery-operated designs.
Does the R5F213G4DDSP#U0 support I²C-bus communication, and how is it implemented?
Yes, the R5F213G4DDSP#U0 supports standard-mode I²C-bus communication via UART2 configured in I²C mode, using pins P3_7 (SCL2), P3_4 (SDA2), and P3_5 (CLK2). This is a full hardware implementation meeting I²C timing requirements without software bit-banging - confirmed in Table 1.1 (Serial Interface section) and Pin Function descriptions (Table 1.5). The R5F213G4DDSP#U0 can act as master or slave.
What are the A/D converter specifications of the R5F213G4DDSP#U0, and which pins are assigned to it?
The R5F213G4DDSP#U0 features a 10-bit successive-approximation A/D converter with 8 input channels (AN0–AN11), sample-and-hold circuitry, and sweep mode for automatic multi-channel scanning. Pins assigned include P0_6 (AN1), P0_7 (AN0), P1_0–P1_3 (AN8–AN11), and P0_1/P0_2 (AN6/AN5) - all listed in Table 1.4 and Table 1.5 of the official datasheet. Reference voltage is applied via P4_2 (VREF).
How does the R5F213G4DDSP#U0 handle reset and power-on initialization?
The R5F213G4DDSP#U0 incorporates a dedicated RESET pin (Pin 5) that triggers asynchronous hardware reset when driven low. It also includes an internal voltage detection circuit (VW0C/VW1C registers) providing power-on reset and selectable voltage monitoring thresholds. The MODE pin (Pin 4) must be externally pulled high to select single-chip operation mode - a requirement specified in Table 1.5 and Section 1.4 of the R8C/3GD documentation.
What packaging and compliance information applies to the R5F213G4DDSP#U0?
The R5F213G4DDSP#U0 is supplied in a 24-pin LSSOP package designated PLSP0024JB-A (formerly 24P2F-A), with 0.65 mm pin pitch. It complies with RoHS Directive requirements, as confirmed by Renesas' environmental statements in the document footer and Notice #10. The device is rated for "Standard" quality grade per Renesas' classification - suitable for office equipment, consumer appliances, and industrial robots, but not for safety-critical or life-support systems.
R5F213G4DDSP#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 24-LSSOP (0.220", 5.60mm Width)
- Series:
- R8C/3x/3GD
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- R8C
- Core Size:
- 16-Bit
- Speed:
- 20MHz
- Connectivity:
- I2C, UART/USART
- Peripherals:
- POR, PWM, Voltage Detect, WDT
- Number of I/O:
- 19
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F213G4DDSP#U0 FAQ
1.How can I place an order for R5F213G4DDSP#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F213G4DDSP#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F213G4DDSP#U0 reliable?
The price and inventory of R5F213G4DDSP#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F213G4DDSP#U0 is usually 5 days.
3.What payment methods are accepted for R5F213G4DDSP#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F213G4DDSP#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F213G4DDSP#U0?
R5F213G4DDSP#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F213G4DDSP#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F213G4DDSP#U0?
For technical support, including R5F213G4DDSP#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F213G4DDSP#U0 requirements.
6.How does Aetrix verify that R5F213G4DDSP#U0 is sourced from the original manufacturer or authorized distributors?
All R5F213G4DDSP#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F213G4DDSP#U0 meets industry standards.
7.What is the process for return or replacement of R5F213G4DDSP#U0?
All R5F213G4DDSP#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F213G4DDSP#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F213G4DDSP#U0 part is unused and in its original packaging.
Return procedure for R5F213G4DDSP#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F213G4DDSP#U0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

