Renesas R5F213G6CNSP#W4
- Part No.:
- R5F213G6CNSP#W4
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 24-LSSOP (0.220", 5.60mm Width)
- Datasheet:
-
R5F213G6CNSP#W4.pdf
- Description:
- IC MCU 16BIT 32KB FLASH 24LSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,024
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F213G6CNSP#W4 from Renesas Electronics is a 16-bit R8C CPU core microcontroller in 24-pin LSSOP (PLSP0024JB-A) package, featuring 32 KB flash ROM, 2.5 KB RAM, 4 KB data flash with background operation (BGO), 10-bit × 8-channel ADC, dual 8-bit DACs, LIN hardware module, and integrated voltage detection. It targets cost-sensitive, low-power embedded control in consumer audio and appliance systems.
For engineers reviewing the R5F213G6CNSP#W4 datasheet, R5F213G6CNSP#W4 pinout, R5F213G6CNSP#W4 application, or R5F213G6CNSP#W4 equivalent, key selection criteria include its 24-pin LSSOP footprint, -20°C to +85°C operating range (N version), LIN bus support, BGO-enabled data flash for firmware updates during runtime, and dual DAC outputs for analog signal generation.
Technical Context
The R5F213G6CNSP#W4 implements the R8C CPU core with 89 fundamental instructions, 16×16→32-bit multiplier, and multiply-accumulate capability. Its memory map spans 1 Mbyte, with program ROM at 08000h–0FFFFh and data flash at 03000h–03FFFh across four 1-KB blocks.
It integrates three independent timers (RA, RB, RC), real-time clock (RE), UART0/UART2 with I²C mode, SSU, hardware LIN (using timer RA and UART0), two comparators, and a voltage detection circuit supporting power-on reset and selectable voltage monitor thresholds.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | R8C 16-bit core with 89 instructions, 50 ns min instruction time at 20 MHz, 16×16→32-bit multiplier |
| Memory | 32 KB flash ROM, 2.5 KB RAM, 4 KB data flash (1 KB × 4 blocks) with BGO for concurrent read/write |
| Analog Peripherals | 10-bit × 8-channel ADC with sample-and-hold and sweep mode; dual 8-bit DACs (DA0/DA1) |
| Timers & RTC | Timer RA (8-bit), RB (8-bit), RC (16-bit w/ 4 capture/compare), RE (8-bit real-time clock) |
| Communication | UART0 (TXD0/RXD0), UART2 (I²C mode, multiprocessor comms), SSU, hardware LIN module |
| Supply & Power | 1.8–5.5 V operation; typ. 6.5 mA @ 5 V/20 MHz; 3.5 µA wait mode (32 kHz); 2.0 µA stop mode |
| Package & Temp | 24-pin LSSOP (PLSP0024JB-A, 0.65 mm pitch); industrial temperature range: –20°C to +85°C |
Pinout & Package
Package: 24-pin LSSOP (PLSP0024JB-A), 0.65 mm pin pitch, body size 8.6 × 3.9 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (P0_2) | A/D input / TRCIOA/TRCTRG | Analog input AN5; Timer RC I/O or trigger input - configurable per peripheral function |
| 2 (P0_1) | A/D input / TRCIOA/TRCTRG | Analog input AN6; Timer RC I/O or trigger input - supports flexible timing synchronization |
| 3 (P4_2) | VREF | External reference voltage input for A/D and D/A converters - enables precise analog scaling |
| 4 (MODE) | Mode select | Must be pulled high to VCC via resistor to enable single-chip operation mode |
| 5 (RESET) | Reset input | Active-low asynchronous reset - holds MCU in reset until deasserted and stabilized |
| 6 (P4_7) | XOUT / XCOUT | Crystal oscillator output (XIN circuit) or 32 kHz oscillator output (XCIN circuit) - dual-clock support |
| 7 (VSS/AVSS) | Ground | Digital and analog ground - separate AVSS improves ADC/DAC noise immunity |
| 8 (P4_6) | XIN / XCIN | Crystal oscillator input (XIN) or 32 kHz crystal input (XCIN) - selectable clock source |
| 9 (VCC/AVCC) | Power supply | Digital and analog supply (1.8–5.5 V) - AVCC requires local decoupling for analog accuracy |
| 10 (P3_7) | SDA / SSO / TRAO / RXD2 / SCL2 / TXD2 / SDA2 | I²C data (SDA), SSU output (SSO), Timer RA output (TRAO), UART2 I/O - multi-function pin |
| 11 (P3_5) | SCL / SSCK / CLK2 / TRCIOD | I²C clock (SCL), SSU clock (SSCK), UART2 clock (CLK2), Timer RC I/O - shared peripheral clocking |
| 12 (P3_4) | IVREF3 / SSI / RXD2 / SCL2 / TXD2 / SDA2 / TRCIOC | Comparator B reference (IVREF3), SSU data (SSI), UART2 I/O, Timer RC I/O - high integration density |
| 13 (P3_3) | IVCMP3 / INT3 / SCS / CTS2 / RTS2 / TRCCLK | Comparator B input (IVCMP3), external interrupt (INT3), SSU chip select (SCS), UART2 flow control - mixed-signal flexibility |
| 14 (P4_5) | ADTRG / INT0 / RXD2 / SCL2 | ADC external trigger (ADTRG), interrupt input (INT0), UART2/I²C I/O - enables synchronized sampling |
| 15 (P1_7) | IVCMP1 / INT1 / TRAIO | Comparator B input (IVCMP1), external interrupt (INT1), Timer RA I/O - supports analog event-driven wake-up |
| 16 (P1_6) | IVREF1 / CLK0 | Comparator B reference (IVREF1), UART0 clock (CLK0) - shared reference/clock resource |
| 17 (P1_5) | INT1 / TRAIO / RXD0 | Interrupt input (INT1), Timer RA I/O (TRAIO), UART0 receive (RXD0) - multi-role I/O for compact design |
| 18 (P1_4) | TRCCLK / TXD0 | Timer RC clock input (TRCCLK), UART0 transmit (TXD0) - reduces pin count for timing-critical comms |
| 19 (P1_3) | KI3 / TRBO / AN11 / TRCIOC | Key interrupt (KI3), Timer RB output (TRBO), ADC input AN11, Timer RC I/O - supports HMI and sensing |
| 20 (P1_2) | KI2 / TRCIOB / AN10 | Key interrupt (KI2), Timer RC I/O (TRCIOB), ADC input AN10 - enables touch/key scanning with timing |
| 21 (P1_1) | KI1 / TRCIOA / TRCTRG / AN9 | Key interrupt (KI1), Timer RC I/O (TRCIOA), trigger input (TRCTRG), ADC input AN9 - unified HMI interface |
| 22 (P1_0) | KI0 / TRCIOD / AN8 | Key interrupt (KI0), Timer RC I/O (TRCIOD), ADC input AN8 - full 4-key scan capability |
| 23 (P0_7) | AN0 / DA1 / TRCIOC | ADC input AN0, DAC output DA1, Timer RC I/O - analog output co-located with sensing channel |
| 24 (P0_6) | AN1 / DA0 / TRCIOD | ADC input AN1, DAC output DA0, Timer RC I/O - dual DAC channels with dedicated analog inputs |
Key Features
| Feature | Design Value |
|---|---|
| Background Operation (BGO) | Data flash supports concurrent read/erase/program operations - enables live firmware updates without halting execution |
| Hardware LIN Module | Integrated LIN 2.0/2.1 support using UART0 and timer RA - eliminates external transceiver for automotive body electronics |
| Dual 8-bit DAC Outputs | DA0 and DA1 provide independent analog voltage generation - suitable for audio biasing, sensor calibration, or actuator control |
| Low-Power Operating Modes | Wait mode (3.5 µA @ 32 kHz) and stop mode (2.0 µA) - extends battery life in portable consumer devices |
| Multi-Function Pin Mapping | Each I/O pin supports up to 5 alternate functions (e.g., P1_3 = KI3/TRBO/AN11/TRCIOC) - maximizes peripheral access in 24-pin constraint |
| Voltage Detection Circuit | Configurable voltage monitor with power-on reset and 2-level detection - ensures reliable startup and brown-out protection |
Applications
| Audio Signal Processing | Home Appliance Control |
|---|---|
|
Use Scenario: Embedded audio subsystem in portable speakers or soundbars requiring analog output, button interface, and low standby power. IC Role / Device Role / Timing Role: Main controller executing audio processing firmware, driving DAC outputs (DA0/DA1), scanning key inputs (KI0–KI3), and managing UART-based host communication. Use Value: Dual DACs enable stereo analog output; BGO allows seamless firmware updates during playback; 2.0 µA stop mode minimizes battery drain in standby. |
Use Scenario: Motor and sensor control in washing machines or air purifiers with display, keypad, and motor driver interface. IC Role / Device Role / Timing Role: System MCU handling user input (key interrupts), ADC monitoring of current/voltage sensors, PWM generation via Timer RB, and LIN communication to motor modules. Use Value: Hardware LIN simplifies wiring to motor drivers; 10-bit ADC provides accurate sensor feedback; 24-pin LSSOP fits space-constrained control boards. |
| Office Equipment UI | Consumer Remote Control Hub |
|
Use Scenario: Keypad and display management in multifunction printers or scanners with status LEDs and buzzer feedback. IC Role / Device Role / Timing Role: Dedicated UI controller scanning 4-key matrix (KI0–KI3), driving LEDs via high-current I/O ports, generating buzzer tones using Timer RA PWM, and communicating via UART to main processor. Use Value: Integrated key interrupt logic reduces polling overhead; 19 high-current drive ports simplify LED/buzzer drive; small LSSOP package saves PCB area. |
Use Scenario: IR remote hub aggregating signals from multiple remotes and relaying commands via UART or LIN to connected appliances. IC Role / Device Role / Timing Role: Protocol translator receiving IR pulses on INT pins, decoding commands, and transmitting over UART2 (I²C mode) or LIN to target devices. Use Value: UART2 I²C mode enables communication with smart bulbs/sensors; LIN module supports automotive-grade interoperability; 32 KB flash stores multiple remote protocols. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F213G6CNNP | Same core, memory, and peripherals but in 24-pin HWQFN (PWQN0024KC-A) package with 0.5 mm pitch and 4 mm × 4 mm body | Requires rework of PCB layout due to different footprint, thermal pad, and pin pitch; better thermal performance in dense layouts | Select when board space is constrained and thermal dissipation is critical; not drop-in compatible with R5F213G6CNSP#W4 |
| R5F213G5CNSP | Identical package and temperature grade but reduced memory: 24 KB ROM, 2 KB RAM, and 4 KB data flash (same BGO) | Suitable for simpler firmware with smaller code size and less runtime data storage; retains all peripherals including LIN and dual DACs | Choose for cost-optimized designs where 32 KB ROM is unnecessary; maintains full pin and software compatibility |
Compared with R5F213G6CNSP#W4, R5F213G6CNNP offers superior thermal characteristics in QFN packaging but demands PCB redesign, while R5F213G5CNSP delivers identical functionality at lower memory cost - both preserve the R8C architecture, LIN support, and dual DAC capability essential for audio and appliance control.
Availability
R5F213G6CNSP#W4 is available at Aetrix Electronics and suitable for audio equipment, home appliance control, office device UI, and consumer remote hubs requiring stable component supply, long-term lifecycle support, and verified industrial temperature compliance.
Supply support for R5F213G6CNSP#W4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The R8C/3GC Group was designed for cost-effective, low-power embedded control in consumer electronics - emphasizing integrated analog peripherals (ADC/DAC), communication interfaces (LIN/I²C), and robust flash reliability for mass-market appliances and audio devices.
FAQ
What is the operating temperature range for the R5F213G6CNSP#W4?
The R5F213G6CNSP#W4 is an N-version device rated for –20°C to +85°C ambient operation. This industrial-grade temperature range supports reliable deployment in consumer audio equipment, kitchen appliances, and office devices without extended thermal derating. The D-version counterpart (R5F213G6CDSP) extends to –40°C for automotive or harsh-environment use.
Does the R5F213G6CNSP#W4 support in-system programming via its serial interfaces?
Yes, the R5F213G6CNSP#W4 supports on-chip debug and in-system flash rewriting via its UART0 interface using Renesas' standard flash programming protocol. This enables field firmware updates without removing the MCU from the board, leveraging the built-in background operation (BGO) feature to maintain system responsiveness during programming.
How many analog-to-digital converter channels does the R5F213G6CNSP#W4 have, and what is their resolution?
The R5F213G6CNSP#W4 integrates a 10-bit successive-approximation ADC with eight input channels (AN0–AN11, with AN2–AN4 omitted in this variant). It supports sample-and-hold, sweep mode for automatic channel sequencing, and external trigger (ADTRG) for synchronized sampling - ideal for sensor monitoring in appliance control systems.
Can the R5F213G6CNSP#W4 generate PWM signals, and which timers support this function?
Yes, the R5F213G6CNSP#W4 supports PWM generation through Timer RB's programmable waveform generation mode and Timer RC's PWM/PWM2 modes. Timer RB provides single-output PWM with adjustable duty cycle and period, while Timer RC supports up to three simultaneous PWM outputs - enabling motor speed control or LED dimming in compact designs.
What is the purpose of the data flash memory in the R5F213G6CNSP#W4, and how is it organized?
The R5F213G6CNSP#W4 includes 4 KB of data flash memory divided into four 1-KB blocks (A–D), each independently erasable. Designed for nonvolatile parameter storage and firmware update staging, it supports background operation (BGO) - allowing code execution from main ROM while reading/writing data flash - critical for robust OTA updates in consumer devices.
R5F213G6CNSP#W4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 24-LSSOP (0.220", 5.60mm Width)
- Series:
- R8C/3x/3GC
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- R8C
- Core Size:
- 16-Bit
- Speed:
- 20MHz
- Connectivity:
- I2C, LINbus, SIO, SSU, UART/USART
- Peripherals:
- POR, PWM, Voltage Detect, WDT
- Number of I/O:
- 19
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 2.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 8x10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -20°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F213G6CNSP#W4 FAQ
1.How can I place an order for R5F213G6CNSP#W4 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F213G6CNSP#W4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F213G6CNSP#W4 reliable?
The price and inventory of R5F213G6CNSP#W4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F213G6CNSP#W4 is usually 5 days.
3.What payment methods are accepted for R5F213G6CNSP#W4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F213G6CNSP#W4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F213G6CNSP#W4?
R5F213G6CNSP#W4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F213G6CNSP#W4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F213G6CNSP#W4?
For technical support, including R5F213G6CNSP#W4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F213G6CNSP#W4 requirements.
6.How does Aetrix verify that R5F213G6CNSP#W4 is sourced from the original manufacturer or authorized distributors?
All R5F213G6CNSP#W4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F213G6CNSP#W4 meets industry standards.
7.What is the process for return or replacement of R5F213G6CNSP#W4?
All R5F213G6CNSP#W4 units undergo pre-shipment inspection (PSI). If there is an issue with R5F213G6CNSP#W4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F213G6CNSP#W4 part is unused and in its original packaging.
Return procedure for R5F213G6CNSP#W4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F213G6CNSP#W4 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

