Renesas R5F213J6TNNP#W4
- Part No.:
- R5F213J6TNNP#W4
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 40-XFQFN Exposed Pad
- Datasheet:
-
R5F213J6TNNP#W4.pdf
- Description:
- IC MCU 16BIT 32KB FLASH 40HXQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,096
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F213J6TNNP from Renesas Electronics is a 16-bit R8C/3JT Group microcontroller featuring 32 KB flash program ROM, 2.5 KB RAM, and 4 KB data flash with background operation (BGO). It integrates an R8C CPU core with 16×16-bit multiplier, 10-bit ×12-channel ADC, dual UART/I²C/SSU serial interfaces, LIN hardware module, and electrostatic capacitive touch detection for consumer appliance control. Operating at up to 20 MHz (VCC = 2.7–5.5 V), it targets low-power embedded systems requiring mixed-signal integration and real-time responsiveness.
For engineers reviewing the R5F213J6TNNP datasheet, R5F213J6TNNP pinout, R5F213J6TNNP application, or R5F213J6TNNP equivalent, key selection criteria include its 40-pin HXQFN package (PXQN0040LA-A), −20°C to +85°C industrial temperature grade, on-chip debug support, and hardware LIN compliance-critical for appliance motor control, sensor interface, and power management subsystems.
Technical Context
The R5F213J6TNNP implements the R8C CPU core with 89 fundamental instructions and supports single-chip mode across a 1 Mbyte address space. Its clock system includes three independent sources: external XIN/XOUT crystal/resonator circuit, high-speed on-chip oscillator (adjustable), and low-speed on-chip oscillator-with selectable frequency division (1/2/4/8/16) and oscillation stop detection.
Peripheral integration centers on deterministic real-time control: Timer RC provides 16-bit PWM output on 3 pins and input capture; UART2 supports I²C-bus mode and multiprocessor communication; the Sensor Control Unit enables 22-channel capacitive touch sensing with dedicated CHxA/B/C and SCUTRG trigger inputs; and the DTC (Data Transfer Controller) offers one channel with 22 activation sources for autonomous memory transfers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | R8C 16-bit core with 16×16→32-bit multiplier and multiply-accumulate instruction |
| Memory | 32 KB flash program ROM, 2.5 KB RAM, 4 KB data flash (1 KB × 4 blocks) with BGO |
| ADC | 10-bit resolution, 12 channels with sample-and-hold and sweep mode |
| Timers | Timer RA (8-bit), RB (8-bit PWM), RC (16-bit with 4 capture/compare registers) |
| Serial Interfaces | UART0 (clock sync/UART), UART2 (clock sync/UART/I²C/SSU/multiprocessor) |
| LIN Support | Hardware LIN module using Timer RA and UART0, compliant with LIN 2.x physical layer |
| Operating Voltage | 1.8 V to 5.5 V; supports 5 MHz @ 1.8 V and 20 MHz @ 2.7–5.5 V |
| Package | 40-pin HXQFN (PXQN0040LA-A), 5 mm × 5 mm, 0.4 mm pitch, N-grade (−20°C to +85°C) |
Pinout & Package
Package: 40-pin HXQFN (PXQN0040LA-A), 5 mm × 5 mm body, 0.4 mm pin pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC | Power supply / Analog reference | Dual-purpose pin: digital VCC (1.8–5.5 V) and analog AVCC; requires decoupling capacitor to AVSS |
| VSS / AVSS | GND / Analog ground | Digital and analog ground reference; separate routing recommended for noise-sensitive ADC operation |
| XIN / XOUT | Crystal/resonator interface | Connects to external 4–20 MHz ceramic resonator or crystal; XOUT can accept external clock if XIN left open |
| RESET | Active-low reset input | Asynchronous reset assertion resets CPU, peripherals, and SFRs; internal pull-up enabled by default |
| MODE | Boot mode select | Must be tied to VCC via resistor to enable normal flash execution; floating or low forces ROM bootloader mode |
| P0_0–P0_7 | General-purpose I/O | CMOS bidirectional ports with programmable pull-up; all support high-current LED drive capability |
| AN0–AN11 | Analog input | 12 dedicated ADC input pins; share physical pins with P0–P4 ports and support simultaneous sampling in sweep mode |
| TRCIOA–TRCIOD | Timer RC I/O | Four configurable I/O pins for Timer RC capture/compare functions and PWM output routing |
| SCUTRG | Sensor unit trigger | External trigger input for initiating capacitive touch scan sequence on CHxA/B/C channels |
| INT0–INT3 | External interrupt | Four dedicated edge-triggered interrupt inputs; INT0 linked to Timer RB/RC, INT2–INT3 support serial interface events |
Key Features
| Feature | Design Value |
|---|---|
| Background Operation (BGO) | Enables concurrent flash programming/erasure while executing application code-critical for firmware updates without halting real-time control |
| Electrostatic Capacitive Touch Unit | Supports 22-channel touch sensing with hardware-accelerated scanning and noise immunity-eliminates need for external touch controller ICs |
| Hardware LIN Transceiver Interface | Integrates LIN protocol timing and signal conditioning logic using UART0 and Timer RA-reduces BOM count and PCB footprint in automotive accessory modules |
| Low-Power Operating Modes | Wait mode (3.5 µA @ 3.0 V) and stop mode (2.0 µA @ 3.0 V) enable battery-powered operation in remote controls and smart sensors |
| On-Chip Debug & Flash Rewrite | Full on-chip debug interface with flash reprogramming capability-enables field firmware upgrades and eliminates need for external programmers |
| Voltage Detection Circuit | Configurable voltage monitor with three detection levels (VDD, VDD/2, VDD/4) and reset/startup control-ensures reliable boot and brown-out recovery |
Applications
| Home Appliance Motor Control | Smart Audio Device Interface |
|---|---|
Use Scenario: Variable-speed control of BLDC motors in washing machines and air conditioners using sensorless commutation. IC Role / Device Role / Timing Role: Primary MCU executing FOC algorithms, managing PWM generation via Timer RC, and reading current/voltage feedback via 10-bit ADC. Use Value: Integrated 16-bit multiplier accelerates real-time motor calculations; 4 KB data flash stores calibration tables for torque compensation across temperature. | Use Scenario: Touch-sensitive front panel and audio codec interface in portable Bluetooth speakers. IC Role / Device Role / Timing Role: System controller handling capacitive touch detection (CHxA/B/C), I²C communication with DAC/ADC, and UART-based firmware updates. Use Value: Hardware touch unit reduces host CPU load by 70% vs. software-based solutions; UART2 I²C mode simplifies inter-IC connectivity without additional level shifters. |
| Office Equipment Power Management | Consumer IoT Sensor Hub |
Use Scenario: Standby power regulation and wake-on-event logic in multifunction printers. IC Role / Device Role / Timing Role: Low-power supervisor monitoring line voltage, managing sleep/wake transitions via INT3, and controlling DC-DC converter enable signals. Use Value: Stop mode current of 2.0 µA extends standby battery life to >1 year; voltage detection circuit triggers automatic shutdown below 2.4 V. | Use Scenario: Multi-sensor aggregation node collecting temperature, humidity, and motion data for smart home gateways. IC Role / Device Role / Timing Role: Central data concentrator acquiring analog sensor outputs (AN0–AN11), performing local preprocessing, and transmitting via UART0 to host MCU. Use Value: 12-channel ADC with sweep mode captures all sensors in <100 µs; 2.5 KB RAM buffers 256 samples before transmission-reducing host polling overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F213J5TNNP | 24 KB program ROM, 2 KB RAM, same peripheral set and package | Lower firmware capacity margin; suitable for cost-sensitive designs with fixed feature sets | Select when application code size remains under 22 KB and no future feature expansion is planned |
| R5F213J6TDNP | Identical memory and peripherals, but T-grade (−40°C to +105°C) and different package code (TDNP = 40-pin LQFP) | Extended temperature range and through-hole mounting for industrial motor drives | Choose for harsh environments requiring wider thermal tolerance and manual assembly compatibility |
Compared with R5F213J5TNNP, the R5F213J6TNNP provides 8 KB more program ROM for enhanced feature scalability and larger data buffers; compared with R5F213J6TDNP, it trades extended temperature rating and LQFP mountability for smaller HXQFN footprint and lower thermal resistance in space-constrained consumer enclosures.
Availability
R5F213J6TNNP is available at Aetrix Electronics and suitable for home appliance motor control, smart audio device interface, and office equipment power management requiring stable component supply and long-term production continuity.
Supply support for R5F213J6TNNP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise applications.
The R8C/3JT Group is designed for cost-effective, low-power embedded control in consumer electronics-emphasizing integrated analog peripherals, capacitive touch, and LIN connectivity without external support components.
FAQ
What is the maximum operating frequency of the R5F213J6TNNP and under what voltage conditions?
The R5F213J6TNNP operates at a maximum frequency of 20 MHz when supplied with VCC = 2.7 V to 5.5 V. At reduced voltage (1.8 V to 5.5 V), the maximum frequency is 5 MHz. This dual-voltage/frequency specification allows flexible power-performance trade-offs in battery-powered and line-powered applications.
Does the R5F213J6TNNP support in-system programming and debugging?
Yes, the R5F213J6TNNP includes full on-chip debug functionality and supports in-system flash rewriting via its built-in debug interface. This enables firmware updates and real-time debugging without removing the device from the target board, streamlining development and field maintenance for R5F213J6TNNP-based products.
How many analog input channels does the R5F213J6TNNP ADC support, and what is its resolution?
The R5F213J6TNNP integrates a 10-bit successive-approximation ADC with 12 dedicated analog input channels (AN0–AN11). It supports sample-and-hold operation and sweep mode for sequential conversion of multiple channels, delivering consistent 10-bit precision across the full 1.8–5.5 V supply range.
What package type and pin count does the R5F213J6TNNP use?
The R5F213J6TNNP uses a 40-pin HXQFN package designated PXQN0040LA-A. It features a 5 mm × 5 mm body, 0.4 mm pin pitch, and an exposed thermal pad. This compact, surface-mount package supports high-density PCB layouts while maintaining thermal performance for R5F213J6TNNP's mixed-signal operation.
Is hardware LIN bus support integrated into the R5F213J6TNNP?
Yes, the R5F213J6TNNP includes a dedicated hardware LIN module that combines Timer RA and UART0 to implement LIN 2.x physical layer signaling. This eliminates external transceivers for basic LIN node functionality, reducing component count and improving EMI robustness in R5F213J6TNNP-based appliance control modules.
R5F213J6TNNP#W4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 40-XFQFN Exposed Pad
- Series:
- R8C/3x/3JT
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- R8C
- Core Size:
- 16-Bit
- Speed:
- 20MHz
- Connectivity:
- I2C, UART/USART
- Peripherals:
- POR, PWM, Voltage Detect, WDT
- Number of I/O:
- 31
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 2.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 12x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -20°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F213J6TNNP#W4 FAQ
1.How can I place an order for R5F213J6TNNP#W4 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F213J6TNNP#W4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F213J6TNNP#W4 reliable?
The price and inventory of R5F213J6TNNP#W4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F213J6TNNP#W4 is usually 5 days.
3.What payment methods are accepted for R5F213J6TNNP#W4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F213J6TNNP#W4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F213J6TNNP#W4?
R5F213J6TNNP#W4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F213J6TNNP#W4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F213J6TNNP#W4?
For technical support, including R5F213J6TNNP#W4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F213J6TNNP#W4 requirements.
6.How does Aetrix verify that R5F213J6TNNP#W4 is sourced from the original manufacturer or authorized distributors?
All R5F213J6TNNP#W4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F213J6TNNP#W4 meets industry standards.
7.What is the process for return or replacement of R5F213J6TNNP#W4?
All R5F213J6TNNP#W4 units undergo pre-shipment inspection (PSI). If there is an issue with R5F213J6TNNP#W4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F213J6TNNP#W4 part is unused and in its original packaging.
Return procedure for R5F213J6TNNP#W4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F213J6TNNP#W4 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

