Renesas R5F213MAQNNP#U0
- Part No.:
- R5F213MAQNNP#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
R5F213MAQNNP#U0.pdf
- Description:
- IC MCU 16BIT 96KB FLASH 40HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,642
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F213MAQNNP from Renesas Electronics is a 96 KB flash, 7 KB RAM, 2.4 GHz IEEE 802.15.4-compliant RF microcontroller with integrated R8C CPU core, AES-128 encryption engine, and 40-pin HWQFN package. It delivers −95 dBm RX sensitivity, 0 dBm TX output, and operates from 1.8–3.6 V across −20°C to +85°C for low-power wireless sensor node applications.
For engineers reviewing the R5F213MAQNNP datasheet, R5F213MAQNNP pinout, R5F213MAQNNP application, or R5F213MAQNNP equivalent, key selection criteria include IEEE 802.15.4 baseband compliance, on-chip RF transceiver integration, background operation (BGO) data flash, multi-mode power management (down to 2 µA in stop mode), and hardware AES acceleration for secure mesh networking.
Technical Context
The R5F213MAQNNP integrates an R8C CPU core with 16×16→32-bit multiplier and 69 interrupt vectors, executing instructions in as little as 62.5 ns at 16 MHz. Its RF subsystem includes dedicated 2.4 GHz transceiver circuitry with IFRXTP/IFRXTN differential IF inputs, RFIOP/RFION RF I/O pins, and internal regulators (VREG1–VREG4) for analog/PLL/IF/PA blocks.
It implements a full IEEE 802.15.4 MAC layer in hardware: 127-byte TX/RX RAM buffers, automatic ACK response, 26-bit timer with three compare channels, and baseband timing synchronized to the 16 MHz XIN crystal. The device supports BGO data flash (1 KB × 4 blocks) and debug via on-chip debug interface.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | R8C core with 16×16→32-bit multiplier; enables fast signal processing for real-time 802.15.4 frame handling |
| RF Frequency Range | 2405–2480 MHz; covers all 16 IEEE 802.15.4 channels in 2.4 GHz ISM band |
| RX Sensitivity | −95 dBm; ensures reliable link budget for battery-powered sensor nodes at >100 m range |
| TX Output Power | 0 dBm; meets regulatory limits while minimizing external PA requirements |
| Flash / RAM | 96 KB program flash + 1 KB × 4 data flash + 7 KB RAM; supports OTA firmware updates and persistent network state storage |
| Power Modes | Stop mode: 2 µA; Wait mode (32 kHz): 4.5–6 µA; RF off: 2.5–6 mA; enables multi-year coin-cell operation |
| Encryption | AES-128 hardware accelerator; performs secure frame encryption/decryption without CPU overhead |
Pinout & Package
Package: 40-pin HWQFN (PWQN0040KB-A), 6 mm × 6 mm, 0.5 mm pitch, exposed die pad (DIEGND) requiring PCB GND connection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS1 | Digital power supply / ground | 1.8–3.6 V digital domain; VSS1 must be connected to system GND |
| VCCRF / VSSRF | RF analog power / ground | Dedicated 1.8–3.6 V supply for RF front-end; isolated from digital VCC to reduce noise coupling |
| RFIOP / RFION | Differential RF I/O | Direct connection to balun or RF switch; requires 50 Ω impedance matching |
| IFRXTN / IFRXTP | Differential IF input | Connects to external RFIC's IF output; used when R5F213MAQNNP operates as baseband controller |
| XIN / XOUT | 16 MHz crystal oscillator interface | Drives main system clock; requires parallel-load capacitor and stable 16 MHz crystal |
| XCIN / XCOUT | 32 kHz crystal oscillator interface | Provides low-power RTC and wake-up clock source independent of main oscillator |
| ASW | Antenna switch control | Active-high output to drive external SPDT antenna switch during TX/RX transitions |
| P3_7 / P3_5 | I2C bus (SDA/SCL) | Shared with SSU; supports standard-mode (100 kbps) and fast-mode (400 kbps) I2C peripherals |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 802.15.4 Baseband Engine | Hardware-accelerated MAC layer with auto-ACK, CSMA-CA, and frame filtering reduces CPU load by >70% vs software-only implementation |
| Background Operation (BGO) | Data flash erase/write during code execution enables seamless firmware updates without halting real-time RF operations |
| Multi-Voltage Regulator Architecture | Five on-chip LDOs (VREG1–VREG4, VREGOUT2) isolate RF, PLL, IF, and digital domains-critical for EMI-sensitive 2.4 GHz operation |
| Low-Power Operating Modes | Stop mode (2 µA), wait mode (4.5 µA), and RF standby (23–27.5 mA) allow adaptive power scaling per network duty cycle |
| Hardware AES-128 | Dedicated encryption engine completes 128-bit block cipher in <10 µs, enabling secure beaconing and encrypted payload transmission |
Applications
| Smart Home Sensor Node | Industrial Wireless Monitor |
|---|---|
Use Scenario: Battery-powered temperature/humidity/motion sensor transmitting data every 30 seconds to a gateway via Zigbee-compatible mesh network. IC Role / Device Role / Timing Role: Full-stack 802.15.4 SoC handling PHY/MAC layers, AES encryption, and sensor interface timing via Timer RC capture/compare. Use Value: Eliminates external RF transceiver and MCU, reducing BOM count by 2 ICs and PCB area by 35% versus discrete solution. | Use Scenario: Factory-floor vibration monitor sampling at 1 kHz, compressing data onboard, and transmitting alerts over low-duty-cycle 802.15.4 link. IC Role / Device Role / Timing Role: Real-time data acquisition controller with Timer RA/B for precise ADC triggering and Timer RE for time-stamped event logging. Use Value: On-chip 96 KB flash stores firmware + compressed historical data; 7 KB RAM buffers 10+ seconds of raw samples before transmission. |
| Wireless Lighting Control | Medical Wearable Transmitter |
Use Scenario: LED driver module receiving dimming commands via 802.15.4 and adjusting PWM output using hardware Timer RB waveform generation. IC Role / Device Role / Timing Role: RF-enabled lighting controller with programmable PWM outputs (TRBO, TRAO) synchronized to RF receive windows. Use Value: Hardware PWM eliminates CPU polling; ASW pin directly controls external antenna switch for full-duplex command-response timing. | Use Scenario: Disposable glucose patch transmitting encrypted blood sugar readings every 5 minutes using ultra-low-power burst transmission. IC Role / Device Role / Timing Role: Secure medical data transmitter with AES-128 encryption, stop-mode wake-up via INT0, and RF transmit timing controlled by Timer RC. Use Value: 2 µA stop current extends CR2032 battery life beyond 18 months; hardware encryption satisfies HIPAA-compliant data-in-transit requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 2.4 GHz IEEE 802.15.4 SoC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TI CC2530F96 | 8051 core, 96 KB flash, no integrated AES engine; requires external crypto co-processor for secure operation | Lacks hardware AES; unsuitable for HIPAA/FDA-regulated medical telemetry without added components | Select if legacy 8051 toolchain compatibility is required and security is handled externally |
| Silicon Labs EFR32MG12P332F1024GL125 | ARM Cortex-M4, 1024 KB flash, +10 dBm TX, supports Zigbee 3.0/Thread; larger QFN64 package | Higher TX power and protocol stack support enable longer-range and multi-protocol gateways-not optimized for ultra-low-power endpoint nodes | Select for gateway-class devices needing multi-protocol support and higher RF performance |
Compared with CC2530F96 and EFR32MG12P332F1024GL125, the R5F213MAQNNP uniquely balances ultra-low-power endpoint operation (2 µA stop mode), integrated AES-128, and compact 40-pin HWQFN-making it optimal for cost- and size-constrained battery-powered sensors where security and minimal BOM are critical.
Availability
R5F213MAQNNP is available at Aetrix Electronics and suitable for smart home sensor nodes, industrial wireless monitors, and medical wearable transmitters requiring stable component supply and long-term lifecycle support.
Supply support for R5F213MAQNNP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, and power devices for automotive, industrial, and IoT applications.
The R8C/3MQ Group was designed specifically for ultra-low-power, IEEE 802.15.4-compliant wireless sensor endpoints-integrating RF transceiver, baseband processor, and secure MCU in a single chip to minimize system-level complexity.
FAQ
What is the maximum operating frequency and voltage range for the R5F213MAQNNP?
The R5F213MAQNNP operates at up to 16 MHz BCLK with VCC = 2.7–3.6 V, 8 MHz with VCC = 2.15–3.6 V, or 4 MHz with VCC = 1.8–3.6 V. Its RF section requires VCCRF = 1.8–3.6 V and supports full functionality across this range, including −95 dBm RX sensitivity and 0 dBm TX output at all valid supply voltages.
Does the R5F213MAQNNP support over-the-air (OTA) firmware updates?
Yes, the R5F213MAQNNP supports OTA firmware updates using its background operation (BGO) data flash feature. With 1 KB × 4 blocks of data flash, new firmware images can be written while the main program executes from program ROM-enabling seamless, non-disruptive field upgrades without halting RF communication or sensor functions.
How does the R5F213MAQNNP handle antenna switching between transmit and receive modes?
The R5F213MAQNNP uses the ASW (antenna switch control) pin-a dedicated active-high output-to drive external SPDT antenna switches. This pin is synchronized with RF state transitions, ensuring clean isolation between TX and RX paths. No software intervention is needed; ASW timing is managed automatically by the RF baseband controller.
What debug and programming interfaces are available on the R5F213MAQNNP?
The R5F213MAQNNP supports on-chip debug via Renesas' E1/E20 emulators using the standard 6-pin FINE interface (RESET, MODE, VCC, VSS, TDI, TDO). It also features an on-board flash rewrite function, allowing in-system programming through UART0 or dedicated debug pins without requiring external programmers.
Can the R5F213MAQNNP operate without an external crystal?
No-the R5F213MAQNNP requires both the 16 MHz XIN/XOUT crystal for main system clock and the 32 kHz XCIN/XCOUT crystal for real-time clock and low-power wake-up. The low-speed on-chip oscillator is only used for the watchdog timer and cannot replace either crystal for RF or timing-critical operations.
R5F213MAQNNP#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 40-WFQFN Exposed Pad
- Series:
- R8C/3x/3MQ
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- R8C
- Core Size:
- 16-Bit
- Speed:
- 16MHz
- Connectivity:
- I2C, SIO, SSU, UART/USART
- Peripherals:
- POR, PWM, Voltage Detect, WDT
- Number of I/O:
- 18
- Program Memory Size:
- 96KB (96K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 7K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- -20°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F213MAQNNP#U0 FAQ
1.How can I place an order for R5F213MAQNNP#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F213MAQNNP#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F213MAQNNP#U0 reliable?
The price and inventory of R5F213MAQNNP#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F213MAQNNP#U0 is usually 5 days.
3.What payment methods are accepted for R5F213MAQNNP#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F213MAQNNP#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F213MAQNNP#U0?
R5F213MAQNNP#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F213MAQNNP#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F213MAQNNP#U0?
For technical support, including R5F213MAQNNP#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F213MAQNNP#U0 requirements.
6.How does Aetrix verify that R5F213MAQNNP#U0 is sourced from the original manufacturer or authorized distributors?
All R5F213MAQNNP#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F213MAQNNP#U0 meets industry standards.
7.What is the process for return or replacement of R5F213MAQNNP#U0?
All R5F213MAQNNP#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F213MAQNNP#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F213MAQNNP#U0 part is unused and in its original packaging.
Return procedure for R5F213MAQNNP#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F213MAQNNP#U0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

