Renesas R5F36406CDFB#30
- Part No.:
- R5F36406CDFB#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F36406CDFB#30.pdf
- Description:
- IC MCU 16BIT 128KB FLSH 100LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,291
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F36406CDFB#30 from Renesas Electronics is a 16-bit M16C/60 Series microcontroller with 128 KB program ROM, 12 KB RAM, and 4 KB × 2 data flash, operating at up to 25 MHz (40 ns min instruction time) across -40°C to +85°C. It integrates UART, I²C, CEC, 26-channel 10-bit A/D, dual 8-bit D/A, three-phase motor control timers, and real-time clock - deployed in industrial HMI, audio subsystems, and embedded appliance control.
For engineers reviewing the R5F36406CDFB#30 datasheet, R5F36406CDFB#30 pinout, R5F36406CDFB#30 application, or R5F36406CDFB#30 equivalent, key selection criteria include its LQFP-100 package, dual power supply (VCC1/VCC2), 100-pin multiplexed/separate bus interface, and CEC compliance for HDMI-adjacent consumer electronics designs.
Technical Context
The R5F36406CDFB#30 implements the M16C/60 CPU core with 91 basic instructions, 16×16→32-bit multiplier, and 20-bit address space expandable to 4 MB via memory area expansion. Its peripheral set includes six UART channels (UART0–2, UART5–7), multi-master I²C-bus, two remote control signal receivers, and dedicated three-phase inverter control logic using Timer A1/A2/A4 and Timer B2 with on-chip dead-time generation.
It supports four operating modes (single-chip, memory expansion, microprocessor, and wait/stop power-saving), voltage detection at three points, and PLL-based clock synthesis with main/sub clocks plus 125 kHz on-chip oscillator. Real-time clock functionality operates independently with seconds/minutes/hours/days-of-week counting.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | M16C/60 Series with 16×16-bit multiplier and 32-bit MAC instruction |
| Max Operating Frequency | 25 MHz (40 ns minimum instruction execution time at VCC1 = VCC2 = 2.7–5.5 V) |
| Memory | 128 KB program ROM 1, 12 KB RAM, 8 KB data flash (4 KB × 2 blocks) |
| A/D Converter | 10-bit resolution, 26 input channels, 1.72 µs conversion time |
| D/A Converter | 8-bit resolution × 2 circuits, independent output capability |
| Timers | Timer A: five 16-bit units with PWM, encoder, and one-shot modes; Timer B: six 16-bit units with pulse width/period measurement |
| CEC Interface | HDMI CEC transmit/receive with arbitration loss detection and 32 kHz operation |
| Operating Temperature | -40°C to +85°C (D-version grade) |
Pinout & Package
Package: 100-pin LQFP (PLQP0100KB-A / 100P6Q-A), 14 mm × 14 mm × 1.4 mm body, 0.5 mm pitch, exposed pad not specified. Dual power domains: VCC1 (core/analog/peripherals) and VCC2 (external bus I/O).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0_0–P0_7 | CMOS I/O port (8-bit) | Configurable digital I/O with selectable pull-up resistors; also serve as A/D inputs AN0_0–AN0_7 |
| P9_3/P9_4 | D/A outputs | DA0 and DA1 analog voltage outputs (8-bit resolution each) |
| P8_5 | NMI/SD/CEC | Non-maskable interrupt input, forced cutoff control, and bidirectional CEC I/O (N-channel open drain) |
| P10_0–P10_7 | Analog inputs/KI | Eight A/D channels (AN0–AN7) and four key interrupt inputs (KI0–KI3) |
| P5_3 | BCLK | Bus clock output synchronized to internal system clock for external memory timing |
| P6_0 | RTCOUT/CTS0/RTS0 | Real-time clock pulse output or UART0 flow control signal |
Key Features
| Feature | Design Value |
|---|---|
| Three-phase motor control | Integrated hardware timer coordination (TA1/TA2/TA4/TB2) with programmable dead-time insertion for inverter gate drive |
| CEC compliance | Fully implements HDMI CEC protocol stack including automatic ACK, arbitration loss detection, and 32 kHz timing reference |
| Dual power supply | VCC1 (2.7–5.5 V) powers core/analog/peripherals; VCC2 (same range) isolates external bus I/O for mixed-voltage system interfacing |
| Remote control receiver | Two independent 32 kHz receivers with 4-waveform pattern matching (header/data0/data1/special) and 6-byte buffer (one channel) |
| Flash endurance | Data flash rated for 10,000 program/erase cycles; program ROM rated for 1,000 cycles |
| EMI resilience | Anti-noise circuit design reduces electromagnetic emissions and improves immunity to interference per industrial EMC requirements |
Applications
| Industrial HMI Panels | Consumer Audio Subsystems |
|---|---|
Use Scenario: Touch-enabled control panels in factory automation systems requiring local processing, serial communication, and analog sensor interfacing. IC Role / Device Role / Timing Role: Primary MCU executing HMI logic, driving UART-connected displays, sampling potentiometers/temperature sensors via 26-channel A/D, and generating PWM for backlight dimming. Use Value: Integrated 10-bit A/D, dual D/A, and 85 GPIO eliminate external converters and reduce BOM cost while meeting -40°C to +85°C environmental rating. | Use Scenario: Signal processing and control unit in multi-source AV receivers handling HDMI CEC commands, IR remote decoding, and audio DAC interfacing. IC Role / Device Role / Timing Role: System controller managing CEC message routing, 32 kHz IR waveform capture, and synchronization of audio DAC updates via PWM0/PWM1 outputs. Use Value: On-die CEC transceiver and dual remote control receivers enable full HDMI-CEC compliance without external PHY, reducing latency and component count. |
| Home Appliance Motor Control | Embedded Office Equipment |
Use Scenario: Brushless DC motor driver in premium washing machines requiring precise speed regulation, fault monitoring, and thermal protection. IC Role / Device Role / Timing Role: Real-time motor controller executing FOC algorithms using three-phase timer outputs (U/V/W), ADC current sensing, and SD-driven shutdown on overcurrent. Use Value: Hardware-accelerated three-phase inverter control with on-chip dead-time prevents shoot-through, enabling safe 20 kHz PWM switching without external logic. | Use Scenario: Document feeder and paper path controller in multifunction printers managing stepper motors, optical sensors, and USB-to-parallel bridging. IC Role / Device Role / Timing Role: Peripheral coordinator handling UART-based host communication, 16-bit timer-based motor phase sequencing, and 10-bit A/D monitoring of paper jam sensors. Use Value: 100-pin LQFP provides sufficient I/O for parallel sensor buses and motor drivers while integrated UART/I²C simplifies connectivity to host SoC and PMICs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F36406CNFB#30 | Same core, memory, and peripherals but N-grade (-20°C to +85°C) instead of D-grade (-40°C to +85°C) | Suitable for commercial indoor environments only; lacks extended low-temperature operation | Select when ambient temperature stays above -20°C and cost sensitivity outweighs industrial temp margin |
| R5F3640ECDFB#30 | 256 KB program ROM, 20 KB RAM, same D-grade temp range and LQFP-100 package | Required for firmware with larger code footprint or additional real-time task buffers | Choose when application demands >128 KB code space or >12 KB RAM for multitasking or data logging |
Compared with R5F36406CDFB#30, the R5F36406CNFB#30 offers identical functionality at lower cost but sacrifices operation below -20°C, while the R5F3640ECDFB#30 provides scalable memory headroom for evolving firmware without changing PCB layout or peripheral integration.
Availability
R5F36406CDFB#30 is available at Aetrix Electronics and suitable for industrial HMI, consumer audio subsystems, and home appliance motor control requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F36406CDFB#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The M16C/64C Group targets cost-sensitive, high-reliability embedded applications requiring rich analog integration, motor control acceleration, and HDMI-adjacent features like CEC - designed specifically for consumer electronics and industrial equipment where legacy code compatibility and long-term supply stability are critical.
FAQ
What is the maximum operating frequency and corresponding instruction timing for R5F36406CDFB#30?
The R5F36406CDFB#30 operates at up to 25 MHz with a minimum instruction execution time of 40.0 ns under conditions of VCC1 = VCC2 = 2.7–5.5 V. This timing is guaranteed across its full -40°C to +85°C operating temperature range and applies to all 91 basic instructions of the M16C/60 core architecture.
Does R5F36406CDFB#30 support HDMI CEC functionality, and how is it implemented?
Yes, R5F36406CDFB#30 includes a dedicated CEC function compliant with HDMI CEC standards. It implements transmit/receive capability, arbitration loss detection, and automatic ACK output on the P8_5 pin, operating at 32 kHz. The CEC block is hardware-accelerated and requires no software bit-banging, ensuring deterministic timing for HDMI-CEC command handling.
What are the memory configuration details for R5F36406CDFB#30?
R5F36406CDFB#30 contains 128 KB of program ROM 1, 12 KB of RAM, and 8 KB of data flash (organized as two 4 KB blocks). Program ROM 2 and additional data flash are not allocated in this variant. All memory is on-chip flash, supporting 1,000 program/erase cycles for ROM and 10,000 for data flash.
How does the dual power supply (VCC1/VCC2) architecture benefit system design with R5F36406CDFB#30?
The R5F36406CDFB#30 separates VCC1 (core, analog, and most peripherals) from VCC2 (external bus I/O), allowing independent voltage scaling - for example, 3.3 V core operation with 5 V external memory interfacing. This eliminates level shifters in mixed-voltage systems and improves noise isolation between sensitive analog sections and noisy bus signals.
Can R5F36406CDFB#30 perform three-phase motor control without external gate drivers?
R5F36406CDFB#30 provides hardware timer coordination (using TA1/TA2/TA4/TB2) and on-chip dead-time generation for three-phase inverter control, but it does not integrate high-current gate drivers. It outputs logic-level U/V/W phase signals and requires external gate driver ICs or discrete MOSFET drivers to interface with power stages - a standard architecture for scalable motor control designs.
R5F36406CDFB#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- M16C™ M16C/60/64C
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- M16C/60
- Core Size:
- 16-Bit
- Speed:
- 25MHz
- Connectivity:
- EBI/EMI, I2C, SIO, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 85
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 26x10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F36406CDFB#30 FAQ
1.How can I place an order for R5F36406CDFB#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F36406CDFB#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F36406CDFB#30 reliable?
The price and inventory of R5F36406CDFB#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F36406CDFB#30 is usually 5 days.
3.What payment methods are accepted for R5F36406CDFB#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F36406CDFB#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F36406CDFB#30?
R5F36406CDFB#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F36406CDFB#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F36406CDFB#30?
For technical support, including R5F36406CDFB#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F36406CDFB#30 requirements.
6.How does Aetrix verify that R5F36406CDFB#30 is sourced from the original manufacturer or authorized distributors?
All R5F36406CDFB#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F36406CDFB#30 meets industry standards.
7.What is the process for return or replacement of R5F36406CDFB#30?
All R5F36406CDFB#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F36406CDFB#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F36406CDFB#30 part is unused and in its original packaging.
Return procedure for R5F36406CDFB#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F36406CDFB#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

