Renesas R5F364AKNFB#10
- Part No.:
- R5F364AKNFB#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F364AKNFB#10.pdf
- Description:
- 16BIT MCU M16C/64A
- Quantity:
- Payment:

- Shipping:

Inventory:2,016
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F364AKNFB#10 from Renesas Electronics is a 16-bit M16C/60 Series microcontroller with 384 KB program ROM, 16 KB RAM, and 31 KB data flash, operating at 25 MHz with 40 ns minimum instruction execution time over 2.7–5.5 V supply. It integrates dual power domains (VCC1/VCC2), 85 CMOS I/O ports, and supports industrial motor control, remote control signal reception, and HDMI CEC applications.
For engineers reviewing the R5F364AKNFB#10 datasheet, R5F364AKNFB#10 pinout, R5F364AKNFB#10 application, or R5F364AKNFB#10 equivalent, key selection criteria include its 100-pin LQFP package, three-phase inverter control capability, 26-channel 10-bit A/D converter with 1.72 µs conversion time, and dual-voltage external bus interface supporting 8/16-bit data width and up to 4 MB address expansion.
Technical Context
The R5F364AKNFB#10 implements the M16C/60 CPU core with hardware multiplier (16×16→32 bit) and multiply-accumulate instruction, enabling deterministic real-time motor control loops. Its memory architecture supports single-chip, memory expansion, and microprocessor modes with configurable bus timing (0–3 wait states) and four chip-select outputs.
Peripheral integration includes five 16-bit Timer A units (with PWM, encoder input, dead-time generation), six 16-bit Timer B units (pulse width/period measurement), two 8-bit D/A converters, CRC-CCITT/CRC-16 calculator, and dedicated CEC transceiver operating at 32 kHz - all mapped to a fixed 100-pin LQFP pinout with dual-power I/O banks.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | M16C/60 Series with 16×16-bit hardware multiplier and MAC instruction for deterministic motor control math |
| Max Operating Frequency | 25 MHz at 2.7–5.5 V, enabling 40 ns minimum instruction cycle for real-time response |
| Memory | 384 KB program ROM + 16 KB RAM + 31 KB data flash (10,000 erase cycles), supporting firmware updates and parameter storage |
| A/D Converter | 10-bit resolution × 26 channels, 1.72 µs conversion time, with sample-and-hold for accurate motor current sensing |
| Timer System | Five 16-bit Timer A (PWM, encoder, dead-time) + six 16-bit Timer B (pulse width/period measurement) for multi-axis motion control |
| CEC Interface | Dedicated CEC transceiver with arbitration loss detection and automatic ACK output, compliant with HDMI CEC standard |
| Package | 100-pin LQFP (PLQP0100KB-A), 14×14 mm body, 0.5 mm pitch, RoHS-compliant |
Pinout & Package
Package: 100-pin LQFP (PLQP0100KB-A), 14×14 mm body, 0.5 mm pitch, dual power domains (VCC1 for core/peripherals, VCC2 for external bus).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P9_3 / TB3IN / PWM0 | Timer B3 input / PWM output | Configurable as 16-bit timer input or 8-bit PWM output for motor gate drive control |
| P9_4 / TB4IN / PWM1 | Timer B4 input / PWM output | Second independent PWM channel synchronized with PWM0 for complementary drive |
| P7_0 / TA0OUT / TXD2 / SDA2 | Timer A0 output / UART2 TX / I²C data | N-channel open-drain output supporting UART, I²C, or timer waveform generation |
| P7_1 / TA0IN / TB5IN / RXD2 / SCL2 | Timer A0 input / Timer B5 input / UART2 RX / I²C clock | Shared input for timer capture, serial receive, or I²C clock synchronization |
| P8_5 / NMI / SD / CEC | Non-maskable interrupt / shutdown / CEC I/O | N-channel open-drain CEC transceiver pin with NMI fallback and forced cutoff control |
Key Features
| Feature | Design Value |
|---|---|
| Three-phase motor control circuit | Integrated dead-time timer and U/V/W outputs enable direct inverter gate drive without external logic |
| Remote control signal receiver | Two independent 32 kHz receivers with 4-waveform pattern matching for IR remote decoding |
| Dual-voltage external bus | VCC1 (core) and VCC2 (bus) domains allow interfacing with 3 V or 5 V peripherals without level shifters |
| Multi-master I²C-bus interface | Single-channel I²C with N-channel open-drain SDA/SCL pins supporting arbitration and clock stretching |
| On-chip debug & flash rewrite | Full on-chip debug support with 4 address match interrupts and in-system flash programming capability |
Applications
| Industrial Motor Control | HDMI-CEC Consumer Devices |
|---|---|
Use Scenario: Driving three-phase BLDC motors in HVAC blowers or industrial pumps using space-vector PWM. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms via Timer A/B PWM and ADC sampling synchronized to motor commutation. Use Value: On-chip dead-time insertion and three-phase output pins eliminate external gate driver logic and reduce BOM count. | Use Scenario: Enabling HDMI-CEC "one-touch play" and system-wide power control in smart TVs and AV receivers. IC Role / Device Role / Timing Role: Dedicated CEC transceiver with 32 kHz operation handles protocol framing, arbitration, and ACK generation autonomously. Use Value: Integrated CEC function replaces discrete transceiver ICs and reduces PCB footprint by 30%. |
| IR Remote-Controlled Appliances | Industrial Data Acquisition |
Use Scenario: Decoding NEC and RC-5 protocols in microwave ovens and air conditioners with multiple button inputs. IC Role / Device Role / Timing Role: Dual 32 kHz remote receivers with 6-byte buffer and header/data pattern matching offload CPU processing. Use Value: Hardware waveform matching enables reliable IR decode at <1% CPU utilization, extending battery life in standby mode. | Use Scenario: Monitoring analog sensor signals (temperature, pressure, current) in PLC modules with local preprocessing. IC Role / Device Role / Timing Role: 26-channel 10-bit ADC with 1.72 µs conversion and sample-and-hold captures fast transients across multiple sensors. Use Value: Simultaneous sampling and DMA transfer to RAM enable 10 kSPS aggregate throughput without CPU intervention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F364AKNFA#10 | Same die, 100-pin QFP (PRQP0100JD-B) package; identical electrical specs but different thermal profile and board layout | Preferred where higher thermal mass or legacy QFP footprint is required; not suitable for fine-pitch LQFP assembly lines | Select when mechanical compatibility with existing 100P6F-A footprints is mandatory |
| R5F364AMNFB#10 | 512 KB program ROM + same RAM/data flash; identical pinout, clocking, and peripheral set | Required for larger firmware images (e.g., integrated GUI stacks or protocol stacks) without changing PCB design | Choose when future firmware growth exceeds 384 KB or when field-upgrade headroom is critical |
Compared with R5F364AKNFA#10, the R5F364AKNFB#10 offers superior thermal performance in LQFP packaging and finer pitch for compact designs; versus R5F364AMNFB#10, it trades 128 KB ROM capacity for lower cost and smaller code footprint in resource-constrained motor control applications.
Availability
R5F364AKNFB#10 is available at Aetrix Electronics and suitable for industrial motor drives, HDMI-CEC consumer electronics, and IR-remote appliance control requiring stable component supply across extended product lifecycles.
Supply support for R5F364AKNFB#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The M16C/64A Group targets cost-sensitive, high-reliability industrial and consumer applications requiring real-time motor control, CEC compliance, and robust analog integration - designed to replace discrete logic and reduce system-level component count.
FAQ
What is the operating temperature range for the R5F364AKNFB#10?
The R5F364AKNFB#10 is rated for -20°C to +85°C ambient operation, validated per Renesas specification R01DS0032EJ0200. This industrial-grade temperature range supports deployment in enclosed motor drives and consumer electronics enclosures without active cooling. The device uses on-chip voltage detection and EMI-hardened design to maintain stability across this full range.
Does the R5F364AKNFB#10 support in-system programming of its flash memory?
Yes, the R5F364AKNFB#10 supports full in-system programming of program ROM and data flash via its on-chip debug interface. The data flash endurance is rated at 10,000 erase/write cycles, while program ROM is rated for 1,000 cycles. R5F364AKNFB#10 includes ROM code protection and ID code check features to secure firmware during field updates.
How does the R5F364AKNFB#10 implement three-phase motor control?
The R5F364AKNFB#10 implements three-phase motor control using Timer A1, A2, A4, and Timer B2 with dedicated on-chip dead-time insertion logic. It provides U/V/W output pins directly driving gate drivers, eliminating external dead-time generators. The R5F364AKNFB#10 also supports encoder input via Timer A event counter mode for position feedback in closed-loop systems.
Can the R5F364AKNFB#10 operate with different supply voltages on VCC1 and VCC2?
Yes, the R5F364AKNFB#10 supports independent supply domains: VCC1 (2.7–5.5 V) powers the core and analog peripherals, while VCC2 (2.7 V to VCC1) powers the external bus interface. This allows interfacing with 3.3 V peripherals while maintaining 5 V-compatible I/O on VCC1 pins - a key feature confirmed in Table 1.6 of the R5F364AKNFB#10 datasheet.
What communication interfaces are available on the R5F364AKNFB#10?
The R5F364AKNFB#10 integrates UART0–UART2 and UART5–UART7 (6 total), two clock-synchronous serial I/O channels, one multi-master I²C-bus interface, and a dedicated CEC transceiver. All UARTs support both asynchronous and clock-synchronous modes, and the I²C interface includes N-channel open-drain SDA/SCL pins with arbitration support - fully documented in Table 1.2 of the R5F364AKNFB#10 datasheet.
R5F364AKNFB#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- M16C™ M16C/60/64A
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- M16C/60
- Core Size:
- 16-Bit
- Speed:
- 25MHz
- Connectivity:
- EBI/EMI, I2C, SIO, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 85
- Program Memory Size:
- 400KB (400K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 31K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 26x10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -20°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F364AKNFB#10 FAQ
1.How can I place an order for R5F364AKNFB#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F364AKNFB#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F364AKNFB#10 reliable?
The price and inventory of R5F364AKNFB#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F364AKNFB#10 is usually 5 days.
3.What payment methods are accepted for R5F364AKNFB#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F364AKNFB#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F364AKNFB#10?
R5F364AKNFB#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F364AKNFB#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F364AKNFB#10?
For technical support, including R5F364AKNFB#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F364AKNFB#10 requirements.
6.How does Aetrix verify that R5F364AKNFB#10 is sourced from the original manufacturer or authorized distributors?
All R5F364AKNFB#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F364AKNFB#10 meets industry standards.
7.What is the process for return or replacement of R5F364AKNFB#10?
All R5F364AKNFB#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F364AKNFB#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F364AKNFB#10 part is unused and in its original packaging.
Return procedure for R5F364AKNFB#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F364AKNFB#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

