Renesas R5F51113ADFM#1A
- Part No.:
- R5F51113ADFM#1A
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F51113ADFM#1A.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 64LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,280
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F51113ADFM#1A from Renesas is a 32-bit RX CPU-based microcontroller operating at up to 32 MHz (50 DMIPS), featuring 64 KB on-chip flash, 10 KB SRAM, 8 KB data flash, 14-channel 12-bit ADC, dual 8-bit DACs, USB 2.0 full-speed host/function/OTG, RTC, and ELC for low-power event-driven operation - deployed in industrial HMI, sensor nodes, and USB-connected embedded control systems.
For engineers reviewing the R5F5113ADFM#1A datasheet, R5F51113ADFM#1A pinout, R5F51113ADFM#1A application, or R5F51113ADFM#1A equivalent, key selection criteria include its 64-pin LFQFP (PLQP0064KB-A) package, −40°C to +85°C temperature grade, integrated USB transceiver with BC support, and software standby mode recovery in 4.8 μs.
Technical Context
The R5F51113ADFM#1A implements a CISC Harvard-architecture RX core with five-stage pipeline, variable-length instructions, and 64-bit accumulator for single-cycle 32×32 multiply-accumulate operations. Its clock system integrates PLL, high-speed on-chip oscillator (32 MHz ±1%), sub-clock (32.768 kHz), and CAC for IEC 60730 compliance.
Peripheral integration includes Event Link Controller (ELC) enabling direct module-to-module triggering without CPU intervention, Data Transfer Controller (DTC) supporting chain transfers across four modes, and MTU2 with six 16-bit timer channels supporting complementary PWM, phase counting, and A/D trigger generation - all synchronized to PCLK up to 32 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard, 32 MHz max, 50 DMIPS, 64-bit accumulator, 73 basic + 9 DSP instructions |
| Memory | 64 KB flash (no wait states @32 MHz), 10 KB SRAM, 8 KB data flash (1M erase/write cycles) |
| Analog Peripherals | 14-channel 12-bit ADC (1.0 µs min conversion), 2-channel 8-bit DAC (0–VCC output), integrated temperature sensor |
| Communication | USB 2.0 full-speed host/function/OTG (12 Mbps), 3× SCI, 1× RIIC (400 kbps), 1× RSPI (16 Mbps) |
| Timers & Control | 6-channel MTU2 (PWM/complementary output/phase count), 2× CMT, RTC with leap-year/calendar mode, IWDT with dedicated 15 kHz oscillator |
| Power & Environment | 1.8–3.6 V supply, −40°C to +85°C (D-grade), software standby current 0.44 µA, wake-up time 4.8 µs |
Pinout & Package
Package: PLQP0064KB-A - 64-pin Low-Profile Quad Flat Package, 10 × 10 mm body, 0.5 mm pitch, exposed pad (non-electrical), RoHS-compliant, lead-free (Sn only).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Core power / ground | Dual 3.3 V supply domains with separate analog (AVCC0/AVSS0) and USB (VCC_USB/VSS_USB) rails |
| XTAL / EXTAL | Main crystal interface | Supports external 1–20 MHz crystal; enables precise clock source for USB and RTC timing |
| USB0_DP / USB0_DM | USB differential data pair | Integrated full-speed transceiver with BC (Battery Charger) detection and OTG ID sensing via USB0_ID |
| AN000–AN015 | Analog input channels | 14 configurable ADC inputs with internal reference (VREFH0/VREFL0) and external trigger (ADTRG0#) |
| DA0 / DA1 | Digital-to-analog outputs | Two independent 8-bit voltage-output DACs usable for sensor biasing or analog waveform generation |
| MTIOC0A–MTIOC5W | MTU2 waveform I/O | Six 16-bit timer units with complementary PWM, input capture, and encoder-phase counting capability |
| ELC event pins | Event link controller inputs | 35 event sources (e.g., IRQ, timer overflow, ADC end) can directly trigger peripheral actions without CPU overhead |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | Enables autonomous peripheral interaction (e.g., ADC start → DMA transfer → interrupt) while CPU remains in software standby |
| Background Operation (BGO) | Data flash erase/write executes concurrently with program execution - no CPU stall during firmware updates |
| USB Battery Charging (BC) Support | Detects D+/D− line states to identify wall adapters, charging ports, and downstream hosts - essential for portable USB devices |
| IEC 60730 Class B Compliance Aid | Includes CAC, IWDT, RAM test assist, and clock fail-detection - reduces certification effort for safety-critical appliances |
| Low-Power Wake-Up Precision | 4.8 µs recovery from software standby mode with full peripheral context retention - ideal for battery-powered wake-on-event designs |
Applications
| Industrial HMI Panel | USB-Capable Sensor Gateway |
|---|---|
Use Scenario: Touch-enabled local display with real-time sensor visualization and USB configuration port. IC Role / Device Role / Timing Role: Main controller executing GUI logic, managing capacitive touch inputs, driving SPI LCD, and hosting USB CDC/DFU for field updates. Use Value: Integrated USB 2.0 host/function eliminates external PHY; 64 KB flash supports embedded web server; ELC synchronizes touch-interrupt → ADC sampling → display refresh. | Use Scenario: Multi-sensor node aggregating temperature, humidity, and vibration data, uploading via USB mass storage or CDC ACM to PC. IC Role / Device Role / Timing Role: Central data acquisition engine with 12-bit ADC oversampling, RTC timestamping, and USB device enumeration as virtual COM port or removable drive. Use Value: Dual DACs calibrate sensor offsets; 8 KB data flash stores calibration coefficients with 1M endurance; BC detection identifies host power availability before initiating bulk transfers. |
| Smart Appliance Control Unit | Low-Power Industrial Monitor |
Use Scenario: Washing machine main board requiring motor control, safety monitoring, and UI communication. IC Role / Device Role / Timing Role: Safety-certified MCU running motor PWM (via MTU2 complementary outputs), LVD fault detection, and USB service port for diagnostics. Use Value: IEC 60730 aids simplify Class B certification; software standby draws only 0.44 µA for periodic door-open detection; RTC maintains cycle timing across power loss. | Use Scenario: DIN-rail mounted environmental monitor logging data to SD card via SPI and reporting via USB to SCADA host. IC Role / Device Role / Timing Role: Real-time data logger with 14-channel ADC scanning, CRC-16 checksumming, and USB bulk transfer scheduling. Use Value: DTC offloads ADC→RAM→SPI→SD transfers autonomously; 1.0 µs ADC conversion enables 1 MSPS sampling on critical channels; CAC validates clock accuracy for time-stamped logs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F51113ADFK#3A | Same core, memory, and peripherals; differs only in package - 64-pin LQFP (14×14 mm, 0.8 mm pitch) vs. LFQFP (10×10 mm, 0.5 mm pitch) | Requires PCB layout change due to larger footprint and wider pin pitch; better thermal dissipation in high-ambient environments | Select when board space allows larger package or legacy LQFP tooling is preferred over fine-pitch assembly. |
| R5F51113ADFL#3A | Identical silicon but in 48-pin LFQFP (7×7 mm); reduced I/O count (30 vs. 46), no D/A converters, only 10 ADC channels, no USB OTG | Suitable for cost-optimized, space-constrained designs where USB host/OTG and dual DACs are unnecessary | Choose for simplified BOM and smaller form factor when full R5F51113ADFM#1A feature set is not required. |
Compared with R5F51113ADFM#1A, the R5F51113ADFK#3A offers identical functionality in a larger, more manufacturable package, while R5F51113ADFL#3A provides a scaled-down variant with fewer peripherals and I/O - both require careful evaluation of mechanical fit and feature alignment before substitution.
Availability
R5F51113ADFM#1A is available at Aetrix Electronics and suitable for industrial HMI, USB sensor gateways, and smart appliance control requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for R5F51113ADFM#1A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT markets, with deep expertise in microcontrollers, analog, power, and connectivity technologies.
The RX111 Group - including R5F51113ADFM#1A - was designed for cost-sensitive, low-power industrial and consumer applications demanding USB connectivity, rich analog integration, and functional safety support without sacrificing performance or code density.
FAQ
What is the maximum operating frequency and core performance of the R5F51113ADFM#1A?
The R5F51113ADFM#1A operates at a maximum frequency of 32 MHz and delivers 50 DMIPS (Dhrystone MIPS) performance. Its RX CPU core features a five-stage pipeline, 64-bit accumulator for single-cycle 32×32 multiply-accumulate, and ultra-compact variable-length instruction encoding - enabling efficient code execution in resource-constrained embedded applications.
Does the R5F51113ADFM#1A support USB On-The-Go (OTG) functionality?
Yes, the R5F5113ADFM#1A includes a fully integrated USB 2.0 host/function/OTG module compliant with USB 2.0 specification. It supports full-speed (12 Mbps) and low-speed (1.5 Mbps) modes, isochronous transfers, and Battery Charging (BC) detection. OTG operation requires external USB ID detection and VBUS sensing circuitry, which is supported via USB0_ID and USB0_VBUS pins.
What are the memory resources available on the R5F51113ADFM#1A?
The R5F51113ADFM#1A integrates 64 KB of on-chip flash memory (executed at full 32 MHz with zero wait states), 10 KB of SRAM (also zero-wait-state), and 8 KB of data flash memory rated for 1,000,000 erase/write cycles. The data flash supports Background Operation (BGO), allowing concurrent program execution and nonvolatile parameter storage updates.
How does the R5F51113ADFM#1A achieve low-power operation in battery-powered systems?
The R5F51113ADFM#1A achieves ultra-low-power operation through three dedicated low-power modes: sleep, deep sleep, and software standby. In software standby mode, it consumes just 0.44 µA while retaining SRAM and register contents, and recovers in 4.8 µs - enabling rapid wake-on-event response. Its 1.8–3.6 V supply range and dynamic operating mode control further optimize energy use across varying workloads.
Is the R5F51113ADFM#1A qualified for industrial temperature range and safety standards?
Yes, the R5F51113ADFM#1A is rated for −40°C to +85°C (D-grade) operation and includes on-chip functions to aid IEC 60730 Class B compliance - including Clock Accuracy Measurement (CAC), Independent Watchdog Timer (IWDT) with dedicated oscillator, RAM test assist, and voltage monitoring circuits. These features reduce development effort for safety-certified industrial and white-goods applications.
R5F51113ADFM#1A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX111
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, SCI, SPI, USB OTG
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 46
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 10K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 14x12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F51113ADFM#1A FAQ
1.How can I place an order for R5F51113ADFM#1A through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F51113ADFM#1A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F51113ADFM#1A reliable?
The price and inventory of R5F51113ADFM#1A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F51113ADFM#1A is usually 5 days.
3.What payment methods are accepted for R5F51113ADFM#1A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F51113ADFM#1A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F51113ADFM#1A?
R5F51113ADFM#1A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F51113ADFM#1A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F51113ADFM#1A?
For technical support, including R5F51113ADFM#1A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F51113ADFM#1A requirements.
6.How does Aetrix verify that R5F51113ADFM#1A is sourced from the original manufacturer or authorized distributors?
All R5F51113ADFM#1A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F51113ADFM#1A meets industry standards.
7.What is the process for return or replacement of R5F51113ADFM#1A?
All R5F51113ADFM#1A units undergo pre-shipment inspection (PSI). If there is an issue with R5F51113ADFM#1A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F51113ADFM#1A part is unused and in its original packaging.
Return procedure for R5F51113ADFM#1A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F51113ADFM#1A Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

