My Inquiry
My Account
Renesas R5F51113ADLM#UA
- Part No.:
- R5F51113ADLM#UA
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 36-WFLGA
- Datasheet:
-
R5F51113ADLM#UA.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 36WFLGA
- Quantity:
- Payment:
- Shipping:
Inventory:1,470
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F51113ADLM#UA from Renesas is a 32-bit RX CPU-based microcontroller operating at up to 32 MHz (50 DMIPS), featuring 64 KB on-chip flash, 10 KB SRAM, and 8 KB data flash. It integrates a 12-bit A/D converter (14 channels), dual 8-bit D/A outputs, USB 2.0 full-speed host/function/OTG, RTC with calendar mode, and operates across −40°C to +85°C in a 36-pin WFLGA package (4 × 4 mm, 0.5 mm pitch). It targets compact industrial control and USB-connected sensor nodes.
For engineers reviewing the R5F51113ADLM#UA datasheet, R5F51113ADLM#UA pinout, R5F51113ADLM#UA application, or R5F51113ADLM#UA equivalent, this page delivers verified specifications, package-confirmed pin functions, real-world use cases, and two validated alternative parts - all aligned to the RX111 Group's documented capabilities for the PWLG0036KA-A variant.
Technical Context
The R5F51113ADLM#UA implements the RXv1 CPU core with Harvard architecture, five-stage pipeline, and variable-length instructions - enabling ultra-compact code and single-cycle instruction execution. Its clock system includes a high-speed on-chip oscillator (32 MHz ±1% over −20°C to +85°C), PLL, sub-clock (32.768 kHz), and CAC for frequency accuracy monitoring.
Peripheral integration centers on deterministic real-time operation: Event Link Controller (ELC) enables direct module-to-module triggering without CPU intervention; Data Transfer Controller (DTC) supports chain transfers triggered by 82 interrupt sources; and MTU2 provides six 16-bit timer channels with complementary PWM, phase counting, and A/D trigger generation - all functional in the 36-pin WFLGA configuration per Table 1.2.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC core with 5-stage pipeline, 73 basic + 9 DSP instructions, 64-bit accumulator for single-instruction 32×32 multiply-accumulate. |
| Max Operating Frequency | 32 MHz at VCC = 2.7–3.6 V; delivers 50 DMIPS with zero-wait-state flash access. |
| Memory | 64 KB on-chip flash (1.8 V programmable), 10 KB SRAM, 8 KB data flash rated for 1M erase/write cycles with background operation (BGO). |
| Analog Peripherals | 12-bit A/D converter with 14 input channels, 1.0 µs min conversion time at 32 MHz ADCLK; dual 8-bit D/A outputs (available only in ≥48-pin packages - not present in R5F51113ADLM#UA per Table 1.2). |
| USB & Communication | USB 2.0 full-speed (12 Mbps) host/function/OTG controller with integrated transceiver; 2× SCI (asynchronous/clock-sync/I²C/SPI), 1× RIIC (400 kbps), 1× RSPI (16 Mbps). |
| Power & Environment | Supply: 1.8–3.6 V; low-power modes include software standby (0.44 µA, 4.8 µs wake-up); operating temperature: −40°C to +85°C (D-grade). |
| Package | PWLG0036KA-A: 36-pin WFLGA, 4 × 4 mm body, 0.5 mm pitch, 0.55 mm max height - confirmed for R5F51113ADLM#UA in Table 1.3. |
Pinout & Package
PWLG0036KA-A is a 36-pin Wafer-Level Glass Array package (4 × 4 mm, 0.5 mm pitch), optimized for space-constrained PCB layouts and reflow-compatible assembly. Pin functions are defined per Table 1.4 and Figure 1.7 (36-pin WFLGA) in R01DS0190EJ0130 Rev.1.30.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual power domains: VCC (1.8–3.6 V digital core), VSS (digital ground); decoupling required per layout guidelines. |
| AVCC0 / AVSS0 / VREFH0 / VREFL0 | Analog supply & reference | Separate analog domain pins enable noise-isolated A/D operation; VREFH0/VREFL0 set ADC full-scale range (0–VCC default). |
| XTAL / EXTAL | Main crystal interface | Supports external crystal up to 20 MHz; internal high-speed oscillator (32 MHz ±1%) eliminates need for external crystal in many applications. |
| XCIN / XCOUT | Sub-clock oscillator | Connects 32.768 kHz crystal for RTC calendar mode; enables battery-backed timekeeping independent of main clock. |
| RES# | Active-low reset input | Asynchronous hardware reset; combined with on-chip POR and LVD for robust power-on and brown-out recovery. |
| USB0_DP / USB0_DM | USB differential data pair | Integrated full-speed transceiver requires no external PHY; supports host, device, and OTG roles with BC (Battery Charger) detection. |
| AN000–AN015 | A/D input channels | 14-channel 12-bit SAR ADC; AN000–AN004, AN006, AN008–AN015 available on 36-pin package per Table 1.2. |
| P03, P14–P17, P26–P27, P30–P32, P35, P40–P44, P46, P54–P55, PA0–PA1/PA3–PA4/PA6, PB0–PB1/PB3/PB5–PB7, PC0–PC7, PE0–PE7, PH7, PJ6–PJ7 | General-purpose I/O | 20 GPIOs total in 36-pin variant; 5-V tolerant, configurable pull-up, open-drain, and peripheral function multiplexing via MPC. |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | Enables 35 event sources (e.g., timer overflow, A/D completion) to directly trigger peripheral actions - eliminating CPU overhead and interrupt latency in real-time control loops. |
| Data Transfer Controller (DTC) | Hardware DMA supporting normal, repeat, and block transfer modes; chain transfers reduce firmware complexity for multi-buffer UART/USB data handling. |
| Clock Accuracy Measurement (CAC) | On-chip circuit measures internal oscillator drift against external reference - critical for IEC 60730 Class B compliance in safety-critical appliances. |
| Realtime Clock (RTCA) | Hardware calendar engine with leap-year correction, alarm/periodic interrupts, and software-standby wake-up - enabling energy-efficient time-stamped logging. |
| Independent Watchdog (IWDT) | Dedicated 15 kHz on-chip oscillator ensures reliable timeout even during main clock failure - meets functional safety requirements for lockstep-free systems. |
| IEC 60730 Support | Includes RAM test assist, IWDT, CAC, and clock fail detection - simplifies certification for household appliances and industrial controllers. |
Applications
| Industrial Sensor Node | USB-Capable Test Equipment |
|---|---|
|
Use Scenario: Compact, battery-powered environmental monitor collecting temperature, humidity, and voltage data at 1 Hz intervals. IC Role / Device Role / Timing Role: Central MCU executing sensor polling, A/D conversion, RTC timestamping, and USB mass-storage-class data upload upon host connection. Use Value: Integrated USB OTG and 32 MHz CPU enable direct data dump without external bridge IC; software standby mode (0.44 µA) extends battery life beyond 1 year. |
Use Scenario: Portable handheld calibrator that interfaces with legacy analog sensors and reports readings via USB to PC software. IC Role / Device Role / Timing Role: Real-time signal conditioner with 12-bit A/D sampling, D/A output for reference generation, and USB device enumeration as CDC ACM class. Use Value: On-chip 12-bit A/D (1.0 µs conversion) and ELC-triggered sampling ensure precise timing alignment; 36-pin WFLGA allows <12 mm² PCB footprint. |
| Smart Home Hub Peripheral | Low-Power Industrial Controller |
|
Use Scenario: Zigbee-to-USB gateway node translating wireless sensor data into USB HID reports for smart home platforms. IC Role / Device Role / Timing Role: Protocol translator managing concurrent Zigbee stack (via SCI/RSPI), RTC-scheduled wake-ups, and USB HID report transmission. Use Value: Dual SCI interfaces support simultaneous Zigbee radio and debug console; ELC links A/D triggers to USB IN endpoints for deterministic latency. |
Use Scenario: DIN-rail mounted PLC I/O module monitoring 8 digital inputs and controlling 4 relay outputs in factory automation. IC Role / Device Role / Timing Role: Deterministic control engine running ladder logic interpreter, scanning inputs via GPIO, and driving outputs with MTU2 PWM timing. Use Value: MTU2's phase counting and complementary PWM modes enable precise motor control; IEC 60730 features accelerate functional safety certification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F51113ADFL#3A | Same RX111 Group, 64 KB flash/10 KB RAM, but in 48-pin LFQFP (PLQP0048KB-A); adds 2× 8-bit D/A outputs and 4 additional A/D channels. | Required when analog output or higher channel-count A/D is needed; incompatible pinout and larger footprint (7 × 7 mm vs. 4 × 4 mm). | Select R5F51113ADFL#3A only if D/A outputs or >14 A/D channels are mandatory - otherwise R5F51113ADLM#UA offers superior size and cost efficiency. |
| R5F51111ADLM#UA | Same 36-pin WFLGA package and −40°C to +85°C rating, but reduced memory: 32 KB flash, 10 KB RAM, 8 KB data flash. | Suitable for simpler firmware (e.g., basic sensor polling without USB stack); identical peripheral set and pin compatibility. | R5F51111ADLM#UA is a drop-in replacement where code size ≤32 KB; ideal for cost-sensitive designs retaining same PCB layout and thermal profile. |
Compared with R5F51113ADLM#UA, R5F51113ADFL#3A trades miniaturization for expanded analog I/O, while R5F51111ADLM#UA maintains identical form factor and peripherals at lower memory cost - enabling scalable design families without layout revision.
Availability
R5F51113ADLM#UA is available at Aetrix Electronics and suitable for industrial sensor nodes, USB-connected test equipment, smart home gateways, and low-power PLC modules requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for R5F51113ADLM#UA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX111 Group is designed for cost-sensitive, space-constrained embedded applications demanding USB connectivity, real-time performance, and functional safety - with R5F51113ADLM#UA delivering the smallest-footprint variant optimized for rapid time-to-market.
FAQ
What is the package type and physical size of the R5F51113ADLM#UA?
The R5F51113ADLM#UA uses the PWLG0036KA-A package: a 36-pin Wafer-Level Glass Array measuring 4 mm × 4 mm with 0.5 mm pitch and maximum height of 0.55 mm. This ultra-compact footprint is confirmed in Table 1.3 and Figure 1.7 of the R01DS0190EJ0130 datasheet, making it suitable for dense PCB layouts where board space is constrained. The R5F51113ADLM#UA does not include D/A converters - a feature reserved for 48-pin and larger variants.
Does the R5F51113ADLM#UA support USB host functionality?
Yes, the R5F51113ADLM#UA integrates a full-featured USB 2.0 host/function/OTG module compliant with USB 2.0 specification, supporting full-speed (12 Mbps) and low-speed (1.5 Mbps) modes, isochronous transfers, and Battery Charging (BC) detection. The R5F51113ADLM#UA implements the USB transceiver on-die - requiring only standard USB termination and VBUS sensing circuitry - and supports host mode with ≥32 KB ROM (which R5F51113ADLM#UA satisfies with its 64 KB flash).
How many A/D converter channels are available on the R5F51113ADLM#UA?
The R5F51113ADLM#UA provides 14 channels of 12-bit A/D conversion, specifically AN000–AN004, AN006, and AN008–AN015, as confirmed in Table 1.2 for the 36-pin package variant. Conversion time is as fast as 1.0 µs per channel when ADCLK runs at 32 MHz. No D/A converter channels are present in this 36-pin configuration - a limitation explicitly noted in Table 1.2 for packages smaller than 48 pins.
What low-power modes does the R5F51113ADLM#UA support, and what is its lowest current draw?
The R5F51113ADLM#UA supports three low-power modes: sleep, deep sleep, and software standby. In software standby mode, it draws just 0.44 µA (typical) with RTC and IWDT active, and wakes in 4.8 µs - enabling battery-operated applications with multi-year runtime. This value is measured at VCC = 3.3 V and TA = 25°C per Section 1.1 of R01DS0190EJ0130. The R5F51113ADLM#UA achieves this using its dedicated low-speed IWDT oscillator and clock-gating architecture.
Is the R5F51113ADLM#UA pin-compatible with other RX111 Group MCUs?
No - the R5F51113ADLM#UA is not pin-compatible with other RX111 Group members due to its unique 36-pin WFLGA (PWLG0036KA-A) package. While it shares identical peripheral functionality with larger variants (e.g., 48-pin or 64-pin), the pin count, layout, and I/O mapping differ fundamentally. For example, R5F51113ADFL#3A (48-pin LFQFP) has 30 GPIOs versus 20 in R5F51113ADLM#UA, and includes D/A outputs absent in the 36-pin version. Migration requires PCB redesign.
R5F51113ADLM#UA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 36-WFLGA
- Series:
- RX111
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 20
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 10K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 7x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F51113ADLM#UA FAQ
1.How can I place an order for R5F51113ADLM#UA through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F51113ADLM#UA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F51113ADLM#UA reliable?
The price and inventory of R5F51113ADLM#UA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F51113ADLM#UA is usually 5 days.
3.What payment methods are accepted for R5F51113ADLM#UA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F51113ADLM#UA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F51113ADLM#UA?
R5F51113ADLM#UA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F51113ADLM#UA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F51113ADLM#UA?
For technical support, including R5F51113ADLM#UA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F51113ADLM#UA requirements.
6.How does Aetrix verify that R5F51113ADLM#UA is sourced from the original manufacturer or authorized distributors?
All R5F51113ADLM#UA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F51113ADLM#UA meets industry standards.
7.What is the process for return or replacement of R5F51113ADLM#UA?
All R5F51113ADLM#UA units undergo pre-shipment inspection (PSI). If there is an issue with R5F51113ADLM#UA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F51113ADLM#UA part is unused and in its original packaging.
Return procedure for R5F51113ADLM#UA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F51113ADLM#UA Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
