Renesas R5F51113ADNF#UA
- Part No.:
- R5F51113ADNF#UA
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
R5F51113ADNF#UA.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 40HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:966
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F51113ADNF#UA from Renesas is a 32-bit RX CPU-based microcontroller operating at up to 32 MHz (50 DMIPS), featuring 64 KB on-chip flash, 10 KB SRAM, 8 KB data flash, USB 2.0 full-speed host/function/OTG, 12-bit A/D converter (14 channels), 8-bit D/A converter (2 channels), RTC with calendar mode, and hardware event link controller (ELC) for low-latency peripheral coordination - deployed in industrial sensor nodes and USB-connected embedded control systems.
For engineers reviewing the R5F5113ADNF#UA datasheet, R5F51113ADNF#UA pinout, R5F51113ADNF#UA application, or R5F51113ADNF#UA equivalent, key selection criteria include its 40-pin HWQFN (PWQN0040KC-A, 6 × 6 mm, 0.5 mm pitch) package, −40 to +85°C temperature grade (D version), integrated USB transceiver with BC support, dual 16-bit timer units (MTU2 ×6, CMT ×2), and E2 data flash endurance of 1,000,000 erase/write cycles.
Technical Context
The R5F51113ADNF#UA implements a CISC Harvard-architecture RX core with five-stage pipeline, variable-length instructions, and 64-bit accumulator for single-cycle 32×32 multiply-accumulate operations. Its clock system integrates PLL, high-speed on-chip oscillator (32 MHz ±1%), sub-clock (32.768 kHz), and CAC for real-time frequency accuracy monitoring.
Peripheral coordination is handled by the Event Link Controller (ELC), enabling direct module-to-module triggering without CPU intervention - critical for deterministic motor control and low-power sensor wake-up. The Data Transfer Controller (DTC) supports chain transfer across four interrupt sources, while the USB module complies fully with USB 2.0, supporting isochronous transfers and Battery Charging (BC) v1.2.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard, 32 MHz max, 50 DMIPS, 64-bit accumulator, 73 basic + 9 DSP instructions |
| Memory | 64 KB flash (no wait states @32 MHz), 10 KB SRAM, 8 KB data flash (1M erase/write cycles) |
| ADC/DAC | 12-bit SAR ADC (14 ch, 1.0 µs min conversion), 8-bit DAC (2 ch, 0–VCC output) |
| USB Interface | USB 2.0 full-speed (12 Mbps) host/function/OTG with integrated transceiver, BC v1.2, isochronous support |
| Timers & Control | MTU2 ×6 (16-bit, PWM/complementary output/phase counting), CMT ×2 (16-bit), ELC with 35 event sources |
| Package & Temp | PWQN0040KC-A: 40-pin HWQFN, 6 × 6 mm, 0.5 mm pitch; operating range −40 to +85°C (D grade) |
| Power & Low-Power | 1.8–3.6 V supply; software standby current = 0.44 µA; wake-up time = 4.8 µs; high-speed mode = 0.11 mA/MHz |
Pinout & Package
Packaged in a 40-pin HWQFN (PWQN0040KC-A, 6 × 6 mm, 0.5 mm pitch) with exposed thermal pad, the R5F51113ADNF#UA provides 24 general-purpose I/O pins (5-V tolerant, open-drain capable), dedicated USB DP/DM/VBUS/ID pins, analog inputs (AN000–AN015), DAC outputs (DA0/DA1), and multi-function peripheral pins routed via MPC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Main digital power (1.8–3.6 V); requires local decoupling per datasheet layout guidelines |
| VCC_USB / VSS_USB | USB analog power / ground | Isolated 3.3 V domain for USB transceiver; must be separated from main VCC for noise immunity |
| USB0_DP / USB0_DM | USB differential data pair | Full-speed USB 2.0 interface with integrated transceiver; no external PHY required |
| USB0_VBUS / USB0_ID | VBUS detection / OTG ID sense | Enables host/device role negotiation in OTG mode; VBUS monitoring triggers USB state machine |
| AN000–AN015 | Analog input channels | 14-channel 12-bit ADC inputs; AVCC0/AVSS0/VREFH0/VREFL0 pins must be externally decoupled |
| DA0 / DA1 | Digital-to-analog outputs | Two independent 8-bit voltage-output DACs; output range 0 V to VCC, usable for biasing or waveform generation |
| MTIOC0A–MTIOC5D | Timer I/O capture/compare/PWM | Support complementary PWM, phase counting, and A/D trigger generation - essential for motor control timing |
| SCI1/SCI5/SCI12, RIIC, RSPI | Serial communication interfaces | Three SCI channels (async/clock-sync/I²C/SPI), one I²C bus (400 kbps), one RSPI (16 Mbps master/slave) |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | Direct hardware linking of 35 event sources (e.g., timer overflow → ADC start) eliminates CPU polling and ISR latency |
| Background Operation (BGO) | Data flash writes/erases execute concurrently with code execution - enables firmware updates without halting operation |
| USB Battery Charging (BC) v1.2 | Hardware-supported D+/D− detection and charging port classification - simplifies USB-powered device compliance |
| Real-Time Clock (RTC) | Sub-clock-driven calendar mode with leap-year correction, alarm, and software-standby wake-up capability |
| IEC 60730 Class B Support | Integrated CAC, IWDT with dedicated 15 kHz oscillator, RAM test assist functions - reduces functional safety certification effort |
| Multi-Function Pin Controller (MPC) | Runtime-configurable peripheral pin mapping - enables flexible PCB layout and firmware reuse across variants |
Applications
| Industrial Sensor Node | USB Human Interface Device (HID) |
|---|---|
Use Scenario: Compact environmental monitor with temperature, humidity, and analog gas sensors, transmitting data over USB to host PC or gateway. IC Role / Device Role / Timing Role: Central MCU executing sensor acquisition, calibration, USB HID report generation, and low-power sleep/wake scheduling. Use Value: Integrated 12-bit ADC (14 ch), temperature sensor, USB transceiver, and 0.44 µA software standby enable battery life >1 year on coin cell with periodic wake-ups. |
Use Scenario: Programmable industrial keypad or control panel with tactile feedback, LED indicators, and USB connectivity for configuration and status reporting. IC Role / Device Role / Timing Role: USB HID class device managing matrix scanning, LED PWM dimming, button debouncing, and report packet assembly. Use Value: Dual 8-bit DACs drive analog LED biasing; MTU2 PWM outputs control brightness; USB BC support allows direct charging from USB ports. |
| Motor Control Edge Node | Smart Meter Communication Module |
Use Scenario: Brushless DC motor driver with Hall-effect feedback, current sensing, and closed-loop commutation - interfacing to higher-level controller via USB. IC Role / Device Role / Timing Role: Real-time motor timing engine using MTU2 complementary PWM, ADC-triggered current sampling, and ELC-synchronized fault response. Use Value: Phase counting mode + double-trigger ADC ensures precise rotor position tracking; 4.8 µs wake-up from standby enables rapid fault recovery. |
Use Scenario: Add-on communication module for legacy meters, converting pulse outputs or analog meter readings into USB HID or CDC ACM packets for AMI gateways. IC Role / Device Role / Timing Role: Protocol bridge translating meter pulses (via IRQ/NMI) and analog inputs into standardized USB reports with timestamping. Use Value: Hardware RTC with calendar mode timestamps events; 1M-cycle data flash stores usage logs; USB OTG allows field firmware updates via USB stick. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F51113ADFL#3A | Same RX111 core, 64 KB flash/10 KB RAM, but in 48-pin LFQFP (PLQP0048KB-A, 7 × 7 mm) | Offers 4 more GPIOs and full 14-channel ADC support vs. R5F51113ADNF#UA's 24 GPIO / 10-channel ADC (per Table 1.2) | Select when board layout accommodates larger footprint and additional analog/digital I/O is required. |
| R5F51111ADNF#UA | Same 40-pin HWQFN package and temperature grade, but reduced memory: 32 KB flash / 10 KB RAM / 8 KB data flash | Lacks USB OTG and has only 2 SCI channels (vs. 3) - suitable for simpler USB device-only roles | Choose for cost-sensitive USB peripheral designs where full OTG and extended serial connectivity are unnecessary. |
Compared with R5F51113ADNF#UA, R5F51113ADFL#3A delivers greater I/O and ADC channel count in a larger package, while R5F51111ADNF#UA trades memory and USB functionality for lower unit cost - making the R5F51113ADNF#UA optimal for space-constrained, feature-balanced USB edge nodes.
Availability
R5F51113ADNF#UA is available at Aetrix Electronics and suitable for industrial sensor nodes, USB human interface devices, and motor control edge nodes requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for R5F51113ADNF#UA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX111 Group - including R5F51113ADNF#UA - is designed for cost-sensitive, low-power embedded applications demanding USB connectivity, precision analog integration, and functional safety readiness (IEC 60730).
FAQ
What is the maximum operating frequency and core performance of the R5F51113ADNF#UA?
The R5F51113ADNF#UA operates at a maximum frequency of 32 MHz and delivers 50 DMIPS of processing performance. Its RX CPU core features a five-stage pipeline, 64-bit accumulator for single-cycle 32×32 multiply-accumulate, and ultra-compact variable-length instruction set - enabling efficient code density and deterministic real-time execution critical for R5F51113ADNF#UA-based control applications.
Does the R5F51113ADNF#UA support USB On-The-Go (OTG)?
Yes, the R5F51113ADNF#UA includes full USB 2.0 OTG support via its integrated USB host/function module. It implements USB ID pin sensing, VBUS monitoring, and OTG chip control signals (USB0_EXICEN, USB0_VBUSEN), enabling automatic role switching between host and device modes - a confirmed capability documented in Section 1.4 and Table 1.1 of the R01DS0190EJ0130 datasheet for R5F51113ADNF#UA.
What are the analog capabilities of the R5F51113ADNF#UA?
The R5F51113ADNF#UA integrates a 12-bit successive approximation register (SAR) ADC with up to 14 input channels (10 usable in its 40-pin HWQFN variant), minimum conversion time of 1.0 µs at 32 MHz ADCLK, and double-trigger mode for motor control synchronization. It also includes two 8-bit voltage-output DACs (DA0/DA1) with 0–VCC range, plus an on-die temperature sensor digitized through the same ADC - all verified in Sections 1.1 and Table 1.2 of the R5F51113ADNF#UA datasheet.
Which package and pin count does the R5F51113ADNF#UA use?
The R5F51113ADNF#UA uses the PWQN0040KC-A package: a 40-pin wettable flank QFN measuring 6 × 6 mm with 0.50 mm pitch and an exposed thermal pad. This package supports 24 general-purpose I/O pins, USB DP/DM, analog inputs, DAC outputs, and dedicated reset/clock pins - as specified in Figure 1.6 and Table 1.5 of the R5F51113ADNF#UA datasheet (R01DS0190EJ0130).
What low-power modes are available on the R5F51113ADNF#UA?
The R5F51113ADNF#UA offers three configurable low-power modes: Sleep, Deep Sleep, and Software Standby. In Software Standby mode, it draws just 0.44 µA typical and wakes in 4.8 µs - enabled by dedicated low-speed oscillators and hardware-peripheral retention. These modes are managed via the LPMCR register and supported by multiple wake-up sources including RTC alarm, external interrupt, and USB resume - all confirmed in Section 1.1 of the R5F51113ADNF#UA datasheet.
R5F51113ADNF#UA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 40-WFQFN Exposed Pad
- Series:
- RX111
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 24
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 10K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F51113ADNF#UA FAQ
1.How can I place an order for R5F51113ADNF#UA through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F51113ADNF#UA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F51113ADNF#UA reliable?
The price and inventory of R5F51113ADNF#UA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F51113ADNF#UA is usually 5 days.
3.What payment methods are accepted for R5F51113ADNF#UA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F51113ADNF#UA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F51113ADNF#UA?
R5F51113ADNF#UA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F51113ADNF#UA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F51113ADNF#UA?
For technical support, including R5F51113ADNF#UA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F51113ADNF#UA requirements.
6.How does Aetrix verify that R5F51113ADNF#UA is sourced from the original manufacturer or authorized distributors?
All R5F51113ADNF#UA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F51113ADNF#UA meets industry standards.
7.What is the process for return or replacement of R5F51113ADNF#UA?
All R5F51113ADNF#UA units undergo pre-shipment inspection (PSI). If there is an issue with R5F51113ADNF#UA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F51113ADNF#UA part is unused and in its original packaging.
Return procedure for R5F51113ADNF#UA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F51113ADNF#UA Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

