Renesas R5F51136ADFP#30
- Part No.:
- R5F51136ADFP#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F51136ADFP#30.pdf
- Description:
- IC MCU 32BIT 256KB FLSH 100LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,245
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F51136ADFP#30 from Renesas is a 32-bit RX113 Group microcontroller with 256 KB flash, 32 KB SRAM, and 8 KB data flash, operating at up to 32 MHz (50 DMIPS), featuring USB 2.0 full-speed host/function/OTG, 17-channel 12-bit A/D converter, LCD controller/driver (40×4), and capacitive touch sensing unit - deployed in industrial HMI, portable medical devices, and smart sensor nodes.
For engineers reviewing the R5F51136ADFP#30 datasheet, R5F51136ADFP#30 pinout, R5F51136ADFP#30 application, or R5F51136ADFP#30 equivalent, this page delivers verified specifications, package mapping to PLQP0100KB-A (100-pin LFQFP), validated pin functions, real-world use cases, and two confirmed alternative parts for design continuity.
Technical Context
The R5F51136ADFP#30 integrates a 32-bit RX CPU core with Harvard architecture, five-stage pipeline, and variable-length instruction set, enabling 50 DMIPS at 32 MHz while supporting little- or big-endian data arrangement. Its on-chip clock system includes high-speed (32 MHz ±1%) and sub-clock (32.768 kHz) oscillators, PLL, USB-dedicated PLL, and CAC for IEC 60730 compliance.
Peripheral integration centers on event-driven operation: the Event Link Controller (ELC) enables direct module-to-module triggering without CPU intervention, and the Data Transfer Controller (DTC) supports chain transfers across four modes. Power management includes software standby mode (0.44 µA) with 4.8 µs wake-up and low-power timer (LPT) active during sleep.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC with 5-stage pipeline, 50 DMIPS @ 32 MHz |
| Flash Memory | 256 KB on-chip flash, zero wait states at 32 MHz, programmable at 1.8 V |
| SRAM | 32 KB on-chip SRAM, zero wait states at full CPU speed |
| A/D Converter | 17-channel 12-bit SAR ADC, 1.0 µs min conversion time, double-trigger support |
| D/A Converter | 2-channel 12-bit DAC, output range 0.35 V to AVCC – 0.47 V |
| USB Interface | USB 2.0 full-speed (12 Mbps) host/function/OTG with BC and isochronous transfer |
| Operating Temp. | –40°C to +85°C (D-grade), supported by LVDA voltage detection circuits |
| Package | PLQP0100KB-A: 100-pin LFQFP, 14 × 14 mm, 0.5 mm pitch |
Pinout & Package
Package: PLQP0100KB-A - 100-pin Low-Profile Quad Flat Package, 14 mm × 14 mm body, 0.5 mm lead pitch, exposed pad not specified, RoHS-compliant Sn-only termination (per #30 suffix).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual-domain power: VCC (1.8–3.6 V digital/analog), VSS reference; VCC_USB/VSS_USB isolated for USB transceiver |
| XTAL / EXTAL | Main clock oscillator interface | Supports external crystal up to 20 MHz or single-ended clock input for system timing |
| USB0_DP / USB0_DM | USB 2.0 differential data pair | Integrated full-speed transceiver with on-chip termination; requires no external PHY |
| AN000–AN015, AN021 | Analog input channels | 17 dedicated A/D inputs with selectable sample-and-hold; AN021 supports high-precision mode |
| SEG00–SEG39 / COM0–COM7 | LCD segment/common drivers | Direct drive for 40×4 or 36×8 LCD panels; integrated boost circuit supports 5-V panel operation |
| TS0–TS11 | Capacitive touch sensing inputs | 12-channel CTSU with self- and mutual-capacitance modes; on-chip noise canceller for EMI robustness |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | Enables 44 event sources to trigger peripheral modules directly - eliminates interrupt latency and CPU overhead during sleep |
| Data Transfer Controller (DTC) | Hardware DMA with chain transfer support - offloads CPU during burst transfers from SCI, RSPI, or A/D buffers |
| Capacitive Touch Sensing Unit (CTSU) | 12-channel touch detection with built-in noise cancellation - achieves stable operation in noisy industrial environments |
| Realtime Clock (RTC) | Calendar mode with leap-year correction and alarm wakeup from software standby - sustains timekeeping with sub-µA current draw |
| IEC 60730 Support | Integrated CAC, IWDT, RAM test assist - enables Class B safety certification without external components |
| Multi-function Pin Controller (MPC) | Per-pin function remapping via register - simplifies PCB layout reuse across RX113 variants and reduces BOM fragmentation |
Applications
| Industrial HMI Panels | Portable Medical Sensors |
|---|---|
|
Use Scenario: Touch-enabled control panel for HVAC controllers with LCD display, temperature monitoring, and USB configuration port. IC Role / Device Role / Timing Role: Main system MCU handling capacitive touch input, LCD driving, 12-bit A/D acquisition from thermistors, and USB firmware updates. Use Value: Integrated CTSU and LCD driver eliminate external touch controller and display IC; USB OTG enables field reprogramming without host PC. |
Use Scenario: Battery-powered pulse oximeter with analog front-end, OLED/LCD display, and USB data export. IC Role / Device Role / Timing Role: Central controller managing dual 12-bit A/D channels (IR/red photodiode signals), 12-bit D/A for LED bias control, and low-power RTC timestamping. Use Value: 0.44 µA software standby mode extends battery life; double-trigger A/D mode synchronizes sampling across dual sensors for motion artifact rejection. |
| Smart Energy Meters | IoT Edge Node Controllers |
|
Use Scenario: DIN-rail mounted electricity meter with tamper detection, LCD readout, and optical/USB communication interface. IC Role / Device Role / Timing Role: System-on-chip executing metrology algorithms, driving segmented LCD, detecting case opening via GPIO interrupts, and logging data to internal data flash. Use Value: 1,000,000-cycle data flash enables decade-long secure event logging; LVD circuits provide brown-out protection during grid fluctuations. |
Use Scenario: Wireless sensor gateway aggregating Zigbee/Z-Wave data, running local inference, and uploading via USB or SCI to cloud gateway. IC Role / Device Role / Timing Role: Host processor interfacing with radio SoCs via RSPI/SCI, performing sensor fusion on 32 KB SRAM, and managing USB mass storage for firmware updates. Use Value: 32 MHz CPU + 50 DMIPS handles real-time protocol stacks; ELC links timer triggers to A/D and RSPI for deterministic sensor polling cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F51136ADFM#30 | Same core, flash, and peripherals but in 64-pin LFQFP (PLQP0064KB-A); reduced I/O count (46 vs. 82), no CTSU, 11-channel A/D | Suitable for space-constrained designs where touch interface and full LCD support are unnecessary | Select when board area is critical and peripheral count can be reduced - no PCB redesign needed if footprint accommodates smaller package |
| R5F51137ADFP#30 | Higher memory: 384 KB flash / 64 KB SRAM; identical package, pinout, and peripheral set | Required for larger firmware images (e.g., embedded GUI stacks or OTA update partitions) | Drop-in replacement for firmware scalability - same pinout, timing, and power profile; ideal for platform family expansion |
Compared with R5F51136ADFP#30, the R5F51136ADFM#30 trades I/O and touch capability for compactness, while the R5F51137ADFP#30 retains full feature parity with expanded memory - enabling seamless migration paths for cost-optimized or feature-extended variants.
Availability
R5F51136ADFP#30 is available at Aetrix Electronics and suitable for industrial HMI, portable medical devices, and smart energy metering requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F51136ADFP#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and IoT applications.
The RX113 Group targets cost-sensitive, low-power embedded systems needing rich analog integration, USB connectivity, and functional safety - designed specifically for human-interface and sensor-edge applications.
FAQ
What is the maximum operating frequency and CPU performance of the R5F51136ADFP#30?
The R5F51136ADFP#30 operates at a maximum frequency of 32 MHz and delivers 50 DMIPS (Dhrystone MIPS) performance. Its 32-bit RX CPU core features a five-stage pipeline, variable-length instructions, and hardware multiplier/divider - enabling deterministic real-time execution for industrial control and sensor processing tasks within the R5F51136ADFP#30.
Does the R5F51136ADFP#30 support USB device, host, and OTG functionality?
Yes, the R5F51136ADFP#30 integrates a full-featured USB 2.0 module compliant with host, function, and On-The-Go (OTG) modes. It supports full-speed (12 Mbps) and low-speed (1.5 Mbps) transfer, isochronous transactions, and Battery Charging (BC) specification - all implemented with an on-chip transceiver, eliminating external PHY requirements for the R5F51136ADFP#30.
What are the memory resources available on the R5F51136ADFP#30?
The R5F51136ADFP#30 includes 256 KB of on-chip flash memory (zero wait states at 32 MHz), 32 KB of SRAM, and 8 KB of data flash rated for 1,000,000 erase/write cycles. The data flash supports background operation (BGO), allowing code execution during programming - a key capability for firmware updates and data logging in the R5F51136ADFP#30.
How many analog input channels does the R5F51136ADFP#30 support, and what is its A/D conversion speed?
The R5F51136ADFP#30 integrates a 12-bit successive approximation A/D converter with up to 17 input channels (AN000–AN015, AN021). At 32 MHz ADCLK, it achieves a minimum conversion time of 1.0 µs per channel and supports scan, group scan, and double-trigger modes - essential for motor control and synchronized multi-sensor acquisition in the R5F51136ADFP#30.
What package type and pin count does the R5F51136ADFP#30 use?
The R5F51136ADFP#30 uses the PLQP0100KB-A package: a 100-pin Low-Profile Quad Flat Package with 14 mm × 14 mm body size and 0.5 mm lead pitch. This package provides 82 general-purpose I/O pins, full peripheral access including CTSU and LCD driver outputs, and is RoHS-compliant with Sn-only termination (indicated by the #30 suffix) - defining the physical interface of the R5F51136ADFP#30.
R5F51136ADFP#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX113
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, IrDA, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 80
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 17x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F51136ADFP#30 FAQ
1.How can I place an order for R5F51136ADFP#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F51136ADFP#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F51136ADFP#30 reliable?
The price and inventory of R5F51136ADFP#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F51136ADFP#30 is usually 5 days.
3.What payment methods are accepted for R5F51136ADFP#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F51136ADFP#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F51136ADFP#30?
R5F51136ADFP#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F51136ADFP#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F51136ADFP#30?
For technical support, including R5F51136ADFP#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F51136ADFP#30 requirements.
6.How does Aetrix verify that R5F51136ADFP#30 is sourced from the original manufacturer or authorized distributors?
All R5F51136ADFP#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F51136ADFP#30 meets industry standards.
7.What is the process for return or replacement of R5F51136ADFP#30?
All R5F51136ADFP#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F51136ADFP#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F51136ADFP#30 part is unused and in its original packaging.
Return procedure for R5F51136ADFP#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F51136ADFP#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

