Renesas R5F51137ADFM#30
- Part No.:
- R5F51137ADFM#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F51137ADFM#30.pdf
- Description:
- IC MCU 32BIT 384KB FLASH 64LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,372
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F51137ADFM#30 from Renesas is a 32-bit RX113 Group microcontroller with 384 KB flash, 64 KB SRAM, and 8 KB data flash, operating at up to 32 MHz (50 DMIPS), featuring USB 2.0 full-speed host/function/OTG, 17-channel 12-bit A/D converter, 2-channel 12-bit D/A converter, LCD controller/driver (40×4), capacitive touch sensing unit (CTSU), and RTC - deployed in industrial HMI, portable medical devices, and smart sensor nodes.
For engineers reviewing the R5F51137ADFM#30 datasheet, R5F51137ADFM#30 pinout, R5F51137ADFM#30 application, or R5F51137ADFM#30 equivalent, this page delivers verified specifications, package mapping to PLQP0064KB-A (64-pin LFQFP), validated pin functions, real-world use cases, and two confirmed alternative parts for design continuity.
Technical Context
The R5F51137ADFM#30 implements a CISC Harvard-architecture RX CPU core with five-stage pipeline, variable-length instructions, and on-chip debugging support. It integrates a Data Transfer Controller (DTC) with four transfer modes and chain capability, and an Event Link Controller (ELC) enabling direct inter-module triggering without CPU intervention - critical for low-latency sensor-to-actuator response.
Its clock system includes a high-speed on-chip oscillator (32 MHz ±1%), PLL, sub-clock (32.768 kHz), and dedicated IWDT oscillator (15 kHz), all managed via independent ICLK/PCLK/FCLK domains. Power management supports three low-power modes, including software standby with 0.44 µA consumption and 4.8 µs wake-up time.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard, 32 MHz max, 50 DMIPS - enables deterministic real-time control with ultra-compact code density. |
| Memory | 384 KB flash (no wait states @32 MHz), 64 KB SRAM, 8 KB data flash (1M erase/write cycles) - supports field firmware updates and parameter storage. |
| USB Interface | USB 2.0 full-speed host/function/OTG (12 Mbps), isochronous transfer, BC support - enables direct peripheral connectivity and battery charging negotiation. |
| A/D & D/A | 17-channel 12-bit A/D (1.0 µs conversion), 2-channel 12-bit D/A (0.35–AVCC−0.47 V output) - suitable for precision analog signal acquisition and control loop feedback. |
| Low-Power Modes | Software standby mode: 0.44 µA, 4.8 µs wake-up; high-speed mode: 0.11 mA/MHz - optimized for battery-powered edge nodes requiring rapid responsiveness. |
| Package & Pins | PLQP0064KB-A (64-pin LFQFP, 10×10 mm, 0.5 mm pitch), 46 GPIO, 5-V tolerant inputs - compatible with standard PCB assembly and space-constrained layouts. |
| Peripherals | SCI ×5, RSPI ×1, RIIC ×1, SSI ×1, MTU2 ×6, CMT ×4, TMR ×4, RTC, LPT, CTSU, LCD (36×8), comparator B ×2 - integrated mixed-signal capability reduces external component count. |
Pinout & Package
Package: PLQP0064KB-A - 64-pin Low-Profile Quad Flat Package, 10 mm × 10 mm body, 0.5 mm lead pitch, exposed pad (thermal enhancement), RoHS-compliant Sn finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual power domains: VCC (1.8–3.6 V digital core), VSS (common reference); requires local decoupling per Renesas layout guidelines. |
| XTAL / EXTAL | Main clock oscillator interface | Supports external crystal (1–20 MHz) or clock input; enables precise timing for USB and RTC synchronization. |
| USB0_DP / USB0_DM | USB 2.0 differential data pair | On-chip transceiver with full-speed compliance; no external PHY required - simplifies USB device/host implementation. |
| AN000–AN015 | Analog input channels | 16 of 17 A/D inputs mapped to GPIO pins; supports single-ended or differential sampling with programmable trigger sources (MTU, ELC, software). |
| DA0 / DA1 | 12-bit D/A analog outputs | Independent voltage outputs referenced to AVCC/AVSS; used for calibration signals, bias generation, or analog actuator control. |
| SEGxx / COMx | LCD segment/common drivers | Supports 36×8 LCD configuration (per 64-pin package); internal boost circuit eliminates external charge pump for 5-V panels. |
Key Features
| Feature | Design Value |
|---|---|
| Capacitive Touch Sensing Unit (CTSU) | 12-channel detection with self/mutual capacitance modes and on-chip noise canceller - enables robust touch buttons/sliders in noisy industrial environments. |
| Event Link Controller (ELC) | Direct hardware linking of 44 event sources (e.g., timer overflow → A/D start) without CPU or interrupt latency - essential for deterministic motor control loops. |
| Background Operation (BGO) | Data flash programming/erasing while CPU executes main code - allows seamless firmware updates without halting real-time tasks. |
| IEC 60730 Compliance Support | Integrated clock accuracy measurement (CAC), IWDT, RAM test assist - reduces certification effort for Class B safety-critical appliances. |
| Multi-Function Pin Controller (MPC) | Dynamic peripheral function assignment across 46 GPIOs - enables flexible board reuse across variants without PCB redesign. |
Applications
| Industrial HMI Panel | Portable Medical Sensor |
|---|---|
|
Use Scenario: Standalone touchscreen display for PLC status monitoring and parameter adjustment in factory automation cabinets. IC Role / Device Role / Timing Role: Main controller executing UI logic, driving 36×8 segment LCD, scanning 12-button CTSU overlay, and communicating via RSPI to sensor modules. Use Value: Integrated LCD driver and CTSU eliminate external touch controller and display IC, reducing BOM cost and board area by >35%. |
Use Scenario: Battery-powered pulse oximeter with optical sensing, analog front-end, and USB data export to clinical PC. IC Role / Device Role / Timing Role: Signal processor acquiring synchronized red/IR photodiode signals via 12-bit A/D, computing SpO₂, and streaming results over USB full-speed. Use Value: 0.44 µA software standby current extends battery life to >12 months; USB BC support enables charging from standard wall adapters. |
| Smart Energy Meter Interface | IoT Environmental Node |
|
Use Scenario: Sub-metering module interfacing with shunt-based current sensors and communicating via SCI to central gateway. IC Role / Device Role / Timing Role: Precision analog acquisition engine using double-trigger A/D mode for phase-aligned current/voltage sampling, with RTC timestamping. Use Value: 1.0 µs A/D conversion and hardware-triggered sampling ensure <±0.5% energy measurement accuracy under dynamic load conditions. |
Use Scenario: Wireless air quality sensor node measuring temperature, humidity (via I²C), and VOC (via analog CTSU), reporting via BLE bridge. IC Role / Device Role / Timing Role: Low-power coordinator managing sensor polling, data fusion, and wake-on-event (e.g., threshold breach) using ELC-linked timers and comparators. Use Value: ELC-triggered wake-up from software standby avoids periodic polling, cutting average current to <2 µA in idle state. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F51136ADFM#3A | 256 KB flash, 32 KB SRAM, same 64-pin LFQFP package and peripheral set - lacks 128 KB flash and 32 KB RAM headroom. | Suitable for simpler HMI or sensor nodes with smaller firmware footprint and reduced data buffering needs. | Select when firmware size <200 KB and RAM usage <24 KB; retains identical pinout and driver compatibility. |
| R5F51137ADFP#3A | Same 384 KB flash/64 KB SRAM spec but in 100-pin LFQFP (PLQP0100KB-A); adds 12 CTSU channels and 36×8 LCD support vs. 64-pin's 36×8 (same resolution, different pin mapping). | Required for designs needing >46 GPIO, full 17-channel A/D, or additional SCI/USB isolation routing. | Choose for higher I/O count or future-proofing; not pin-compatible - requires PCB revision. |
Compared with R5F51137ADFM#30, R5F51136ADFM#3A offers cost reduction at memory capacity trade-off, while R5F51137ADFP#3A provides expanded I/O and peripheral access at larger footprint - both share identical instruction set, peripheral registers, and toolchain support.
Availability
R5F51137ADFM#30 is available at Aetrix Electronics and suitable for industrial HMI, portable medical devices, and smart energy metering requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F51137ADFM#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RX113 Group targets cost-sensitive, low-power embedded applications demanding rich analog integration, USB connectivity, and functional safety support - designed specifically for human-machine interfaces and intelligent sensor endpoints.
FAQ
What is the maximum operating frequency and core performance of the R5F51137ADFM#30?
The R5F51137ADFM#30 operates at a maximum frequency of 32 MHz and delivers 50 DMIPS (Dhrystone MIPS) performance. Its 32-bit RX CPU core features a five-stage pipeline, variable-length instruction encoding, and hardware multiplier/divider - enabling efficient execution of real-time control algorithms and communication stacks without performance bottlenecks.
Does the R5F51137ADFM#30 support USB device, host, and OTG functionality?
Yes, the R5F51137ADFM#30 integrates a USB 2.0 full-speed host/function/OTG module compliant with USB 2.0 specification. It supports 12 Mbps full-speed and 1.5 Mbps low-speed transfers, isochronous mode for time-critical data, and Battery Charging (BC) 1.2 detection - all using its on-chip transceiver, eliminating need for external PHY components.
What are the memory resources available on the R5F51137ADFM#30?
The R5F51137ADFM#30 includes 384 KB of on-chip flash memory (executed with zero wait states at 32 MHz), 64 KB of SRAM, and 8 KB of data flash rated for 1,000,000 erase/write cycles. The data flash supports Background Operation (BGO), allowing concurrent program/erase and CPU execution - critical for reliable firmware updates in field-deployed devices.
How many analog-to-digital and digital-to-analog channels does the R5F51137ADFM#30 provide?
The R5F51137ADFM#30 integrates a 12-bit A/D converter with up to 17 input channels and a minimum conversion time of 1.0 µs at 32 MHz ADCLK, plus two independent 12-bit D/A converter channels with output range of 0.35 V to AVCC − 0.47 V. These resources support simultaneous multi-sensor acquisition and analog output control in closed-loop systems.
What low-power modes are supported by the R5F51137ADFM#30, and what are their key characteristics?
The R5F51137ADFM#30 supports three low-power modes: Sleep, Deep Sleep, and Software Standby. In Software Standby mode, it consumes only 0.44 µA and wakes in 4.8 µs - enabled by the Low Power Timer (LPT) running off the 32.768 kHz sub-clock. This makes the R5F51137ADFM#30 ideal for battery-operated endpoints requiring rapid responsiveness and multi-year operation.
R5F51137ADFM#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX113
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, IrDA, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 44
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 11x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F51137ADFM#30 FAQ
1.How can I place an order for R5F51137ADFM#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F51137ADFM#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F51137ADFM#30 reliable?
The price and inventory of R5F51137ADFM#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F51137ADFM#30 is usually 5 days.
3.What payment methods are accepted for R5F51137ADFM#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F51137ADFM#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F51137ADFM#30?
R5F51137ADFM#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F51137ADFM#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F51137ADFM#30?
For technical support, including R5F51137ADFM#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F51137ADFM#30 requirements.
6.How does Aetrix verify that R5F51137ADFM#30 is sourced from the original manufacturer or authorized distributors?
All R5F51137ADFM#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F51137ADFM#30 meets industry standards.
7.What is the process for return or replacement of R5F51137ADFM#30?
All R5F51137ADFM#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F51137ADFM#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F51137ADFM#30 part is unused and in its original packaging.
Return procedure for R5F51137ADFM#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F51137ADFM#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

