Renesas R5F51137ADFM#3A
- Part No.:
- R5F51137ADFM#3A
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F51137ADFM#3A.pdf
- Description:
- IC MCU 32BIT 384KB FLASH 64LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:480
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F51137ADFM#3A from Renesas is a 32-bit RX CPU-based microcontroller operating at up to 32 MHz (50 DMIPS), featuring 384 KB on-chip flash, 64 KB SRAM, 8 KB data flash, USB 2.0 full-speed host/function/OTG, 17-channel 12-bit A/D converter, and LCD controller/driver for embedded control in industrial HMI and portable instrumentation.
For engineers reviewing the R5F51137ADFM#3A datasheet, R5F51137ADFM#3A pinout, R5F51137ADFM#3A application, or R5F51137ADFM#3A equivalent, this MCU delivers deterministic real-time performance with low-power operation (0.44 µA software standby), integrated capacitive touch sensing (CTSU), and hardware event linking (ELC) for interrupt-free peripheral coordination.
Technical Context
The R5F51137ADFM#3A implements the RXv1 CPU core with CISC Harvard architecture, five-stage pipeline, and variable-length instructions enabling ultra-compact code density. It integrates a dedicated 32 MHz ±1% high-speed on-chip oscillator, PLL circuit (4–8 MHz input), and USB-dedicated PLL for precise timing across mixed-signal and communication subsystems.
Its peripheral set includes an Event Link Controller (ELC) that routes 44 event signals directly between modules-such as MTU2 timers triggering A/D conversion-without CPU intervention, and a Data Transfer Controller (DTC) supporting normal, repeat, and block transfer modes activated by 120 interrupt sources.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard core with 5-stage pipeline and 64-bit accumulator |
| Max Operating Frequency | 32 MHz (50 DMIPS); supports 1.8–3.6 V supply with voltage-dependent frequency scaling |
| Memory | 384 KB flash (no wait states at 32 MHz), 64 KB SRAM, 8 KB data flash (1M erase/write cycles) |
| Analog Peripherals | 17-channel 12-bit A/D converter (1.0 µs min conversion), 2-channel 12-bit D/A, 2-channel Comparator B, temperature sensor |
| Communication Interfaces | USB 2.0 FS host/function/OTG (12 Mbps), 7× SCI (with IrDA on SCI5), 1× RIIC (400 kbps), 1× RSPI (16 Mbps), 1× SSI, 1× simple SPI/I2C |
| Timers & Control | 6× 16-bit MTU2 channels, 4× 8-bit TMR, 4× 16-bit CMT, RTC with calendar mode, LPT, IWDT with 15 kHz dedicated oscillator |
| Special Functions | LCD controller/driver (40×4 or 36×8 segments), CTSU (12 touch channels), ELC, DTC, CRC calculator, unique 32-byte ID |
Pinout & Package
Package: PLQP0064KB-A - 64-pin LFQFP, 10 × 10 mm, 0.5 mm pitch, exposed pad (thermal enhancement).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual power domains: digital (VCC/VSS) and analog (AVCC0/AVSS0); USB-specific VCC_USB/VSS_USB pins |
| XTAL / EXTAL | Main clock oscillator interface | Supports external crystal (1–20 MHz) or clock input; paired with on-chip PLL for system clock generation |
| XCIN / XCOUT | Sub-clock oscillator interface | 32.768 kHz crystal connection for RTC and low-power timer (LPT) operation during software standby |
| USB0_DP / USB0_DM | USB 2.0 differential data lines | Integrated full-speed transceiver; requires no external PHY; supports OTG via USB0_ID and USB0_VBUS monitoring |
| AN000–AN015, AN021 | A/D converter analog inputs | 17 total channels; includes dedicated high-precision inputs; supports double-trigger mode for motor control |
| DA0 / DA1 | D/A converter outputs | Two independent 12-bit voltage outputs (0.35 V to AVCC – 0.47 V); usable for calibration or analog waveform generation |
| SEG00–SEG39 / COM0–COM7 | LCD segment/common drivers | Configurable for 40×4 or 36×8 multiplexing; includes on-chip boost circuit for 5 V panel support |
| TS0–TS11 | Capacitive touch sensing inputs | 12-channel CTSU for self- and mutual-capacitance sensing; integrated noise canceller enables robust operation in noisy environments |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | Direct hardware routing of 44 event signals between peripherals (e.g., MTU2 → A/D start), eliminating CPU overhead and latency in sleep modes |
| Data Transfer Controller (DTC) | Four transfer modes (normal/repeat/block/chain) triggered by any interrupt source; reduces firmware burden for burst data movement |
| Capacitive Touch Sensing Unit (CTSU) | 12-channel sensing with programmable scan timing, built-in noise cancellation, and support for both self- and mutual-capacitance methods |
| Low-Power Operation | Software standby mode draws only 0.44 µA with RTC/LPT active; 4.8 µs wake-up time enables rapid response to external events |
| USB 2.0 Full-Speed OTG | Single-port host/function/OTG with BC (Battery Charger) detection, isochronous transfer, and integrated transceiver-no external components required |
Applications
| Industrial HMI Panels | Portable Medical Instruments |
|---|---|
|
Use Scenario: Standalone touch-enabled display with local data logging and USB configuration interface. IC Role / Device Role / Timing Role: Main system controller managing LCD driver, CTSU, USB device stack, and A/D acquisition from sensors. Use Value: Integrated LCD controller and CTSU eliminate external touch controller IC; USB OTG allows field firmware updates via standard USB cable. |
Use Scenario: Battery-powered blood glucose meter with analog sensor interface, LCD display, and USB data export. IC Role / Device Role / Timing Role: System-on-chip handling precision A/D conversion (1.0 µs), low-power RTC timestamping, and USB mass storage emulation. Use Value: 0.44 µA software standby extends battery life; on-chip 12-bit D/A enables reference voltage calibration without external DAC. |
| Smart Energy Meters | Home Automation Gateways |
|
Use Scenario: DIN-rail mounted meter with pulse counting, tamper detection, and USB/RS485 communication. IC Role / Device Role / Timing Role: Real-time data aggregator using MTU2 for pulse capture, ELC for synchronized sampling, and RIIC for sensor bus communication. Use Value: ELC-triggered A/D conversion ensures phase-aligned sampling across multiple current/voltage channels without CPU scheduling jitter. |
Use Scenario: Zigbee/Z-Wave to Wi-Fi bridge with local UI, OTA update capability, and environmental sensing. IC Role / Device Role / Timing Role: Central coordinator running RTOS, managing USB host for firmware updates, SCI for radio modules, and CTSU for physical buttons. Use Value: Dual-mode SCI (UART/I2C/SPI) simplifies integration with diverse wireless SoCs; unique 32-byte ID enables secure device binding. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F51137ADFP#3A | Same core, memory, and peripheral set but in 100-pin LFQFP (PLQP0100KB-A); adds 12-channel CTSU and full 40×4 LCD support | Required when >46 GPIOs, full CTSU, or larger LCD segment count is needed | Select R5F51137ADFP#3A for designs needing expanded I/O or enhanced touch/LCD capability |
| R5F51136ADFM#3A | Identical 64-pin package but with reduced memory: 256 KB flash, 32 KB SRAM, same 8 KB data flash | Suitable for cost-sensitive applications with smaller firmware footprint and lower RAM usage | Choose R5F51136ADFM#3A where application code size stays under 256 KB and RAM demand ≤32 KB |
Compared with R5F51137ADFM#3A, R5F51137ADFP#3A offers higher I/O count and full CTSU support in a larger package, while R5F51136ADFM#3A provides identical peripheral functionality at lower memory cost-enabling scalable design reuse across product tiers.
Availability
R5F51137ADFM#3A is available at Aetrix Electronics and suitable for industrial HMI panels, portable medical instruments, smart energy meters, and home automation gateways requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F51137ADFM#3A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX113 Group-including R5F51137ADFM#3A-is designed for cost-sensitive, low-power embedded applications demanding rich analog integration, capacitive touch, USB connectivity, and real-time responsiveness in compact form factors.
FAQ
What is the maximum operating frequency and core performance of the R5F51137ADFM#3A?
The R5F51137ADFM#3A operates at a maximum frequency of 32 MHz and delivers 50 DMIPS of processing performance using the 32-bit RXv1 CPU core. Its five-stage pipeline, 64-bit accumulator, and single-cycle multiplication enable deterministic real-time execution for control and signal processing tasks within the R5F51137ADFM#3A's 384 KB flash and 64 KB SRAM memory space.
Does the R5F51137ADFM#3A support USB device, host, and OTG functionality?
Yes, the R5F51137ADFM#3A integrates a full-featured USB 2.0 module compliant with host, function, and On-The-Go (OTG) modes. It supports full-speed (12 Mbps) and low-speed (1.5 Mbps) transfers, isochronous operation, Battery Charger (BC) detection, and uses an on-chip transceiver-requiring no external PHY. The R5F51137ADFM#3A implements all necessary USB protocol layers in firmware or ROM-based stack.
How many analog input channels does the R5F51137ADFM#3A include, and what is its A/D conversion speed?
The R5F51137ADFM#3A features a 12-bit A/D converter with 17 input channels (AN000–AN015, AN021). At 32 MHz ADCLK, it achieves a minimum conversion time of 1.0 µs per channel. It supports scan, group scan, and double-trigger modes-making the R5F51137ADFM#3A suitable for motor control and multi-sensor acquisition where timing correlation matters.
What low-power modes are available on the R5F51137ADFM#3A, and what is the lowest current draw?
The R5F51137ADFM#3A offers three low-power consumption modes: sleep, deep sleep, and software standby. In software standby mode-with RTC and LPT active-the device draws just 0.44 µA (typical). Wake-up occurs in 4.8 µs, enabling rapid response to external triggers while preserving battery life in portable applications using the R5F51137ADFM#3A.
Is the R5F51137ADFM#3A pin-compatible with other members of the RX113 Group?
The R5F51137ADFM#3A shares the PLQP0064KB-A 64-pin LFQFP package with other RX113 Group variants like R5F51136ADFM#3A and R5F51138ADFM#3A, ensuring mechanical and pinout compatibility. However, memory capacity (flash/SRAM) and certain peripheral enablements differ-so firmware and layout must be verified against the specific R5F51137ADFM#3A datasheet before substitution.
R5F51137ADFM#3A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX113
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, IrDA, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 44
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 11x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F51137ADFM#3A FAQ
1.How can I place an order for R5F51137ADFM#3A through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F51137ADFM#3A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F51137ADFM#3A reliable?
The price and inventory of R5F51137ADFM#3A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F51137ADFM#3A is usually 5 days.
3.What payment methods are accepted for R5F51137ADFM#3A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F51137ADFM#3A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F51137ADFM#3A?
R5F51137ADFM#3A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F51137ADFM#3A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F51137ADFM#3A?
For technical support, including R5F51137ADFM#3A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F51137ADFM#3A requirements.
6.How does Aetrix verify that R5F51137ADFM#3A is sourced from the original manufacturer or authorized distributors?
All R5F51137ADFM#3A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F51137ADFM#3A meets industry standards.
7.What is the process for return or replacement of R5F51137ADFM#3A?
All R5F51137ADFM#3A units undergo pre-shipment inspection (PSI). If there is an issue with R5F51137ADFM#3A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F51137ADFM#3A part is unused and in its original packaging.
Return procedure for R5F51137ADFM#3A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F51137ADFM#3A Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

