My Inquiry
My Account
Renesas R5F51138ADFP#3A
- Part No.:
- R5F51138ADFP#3A
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F51138ADFP#3A.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 100LFQFP
- Quantity:
- Payment:
- Shipping:
Inventory:2,581
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F51138ADFP#3A from Renesas is a 32-bit RX113 Group MCU with 512 KB flash, 64 KB SRAM, and 8 KB data flash, operating at up to 32 MHz (50 DMIPS), featuring USB 2.0 full-speed host/function/OTG, 17-channel 12-bit A/D, dual 12-bit D/A, LCD controller/driver (40×4), capacitive touch sensing (12 channels), and RTC - deployed in industrial HMI, portable medical devices, and smart energy meters.
For engineers reviewing the R5F51138ADFP#3A datasheet, R5F51138ADFP#3A pinout, R5F51138ADFP#3A application, or R5F51138ADFP#3A equivalent, this page delivers verified package mapping (PLQP0100KB-A, 100-pin LFQFP), validated peripheral integration (USB, CTSU, ELC, DTC), confirmed low-power modes (software standby: 0.44 µA, 4.8 µs wake-up), and real-world timing constraints for USB/RTC/LCD subsystems.
Technical Context
The R5F51138ADFP#3A implements a CISC Harvard-architecture RX CPU core with five-stage pipeline, variable-length instructions, and on-chip debugging support. It integrates an Event Link Controller (ELC) enabling direct module-to-module triggering without CPU intervention and a Data Transfer Controller (DTC) supporting normal, repeat, and block transfer modes activated by 44 event sources.
Its clock system includes independent PLL, USB-dedicated PLL (6/8 MHz), high-speed on-chip oscillator (32 MHz ±1%), sub-clock (32.768 kHz), and Clock Accuracy Measurement (CAC) circuit - all configurable via ICLK/PCLK/FCLK domains. Power management supports three low-power modes with dedicated LPT and IWDT oscillators (15 kHz).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit, 32 MHz max, 50 DMIPS, 64-bit accumulator, hardware multiply/divide |
| Memory | 512 KB flash (no wait states @32 MHz), 64 KB SRAM, 8 KB data flash (1M erase/write cycles) |
| ADC/DAC | 17-channel 12-bit A/D (1.0 µs min conversion), 2-channel 12-bit D/A (0.35–AVCC−0.47 V output) |
| Connectivity | USB 2.0 FS/LS OTG (12/1.5 Mbps), 7× SCI, 1× RIIC (400 kbps), 1× RSPI (16 Mbps), 1× SSI, IrDA via SCI5 |
| Timers & Control | 6× MTU2 (16-bit PWM/complementary output), 4× TMR (8-bit), 4× CMT (16-bit), RTC + LPT + IWDT |
| Special Functions | Capacitive touch unit (12 pins), LCD driver (40×4), comparator B (2 ch), temperature sensor, CRC calculator |
| Power & Temp | 1.8–3.6 V supply; software standby current = 0.44 µA; recovery = 4.8 µs; operating range = −40 to +85°C |
Pinout & Package
Package: PLQP0100KB-A, 100-pin LFQFP (14 × 14 mm, 0.5 mm pitch), RoHS-compliant, Sn-only terminal finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Core power / ground | Dual-supply domain separation; VCL capacitor required for internal regulator stability |
| XTAL / EXTAL | Main clock oscillator interface | Supports external crystal (1–20 MHz) or clock input; oscillation stop detection enabled |
| USB0_DP / USB0_DM | USB 2.0 differential data pair | On-chip transceiver; requires 27 Ω series resistors and proper PCB impedance control (90 Ω diff) |
| AN000–AN015, AN021 | Analog input channels | 17 total A/D inputs; share pins with GPIO; support external trigger (ADTRG0#) and double-trigger mode |
| SEG00–SEG39 / COM0–COM7 | LCD segment/common drivers | Configurable for 40×4 or 36×8 multiplexing; integrated boost circuit supports 5-V panels |
| TS0–TS11 | Capacitive touch sense inputs | 12 dedicated CTSU pins; self/mutual capacitance modes; on-chip noise canceller enables robust operation |
| DA0 / DA1 | Analog voltage outputs | 2-channel 12-bit D/A; output range referenced to AVCC/AVSS; used for sensor biasing or analog feedback |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | Enables 44-event direct routing between peripherals (e.g., MTU→A/D start) without CPU overhead or interrupt latency |
| Background Operation (BGO) | Data flash programming/erasing continues during code execution - critical for firmware updates in live systems |
| USB OTG with BC Support | Single-port dual-role operation with Battery Charging v1.2 detection - eliminates need for external charger ID ICs |
| Capacitive Touch Sensing Unit | 12-channel CTSU with hardware noise cancellation and mutual capacitance scaling - reduces BOM cost vs. external touch controllers |
| Low-Power Timer (LPT) | 16-bit timer running from sub-clock or IWDT oscillator during software standby - enables periodic wake-up without RTC resource usage |
| Multi-Function Pin Controller (MPC) | Per-pin function selection across 82 GPIOs - simplifies layout by allowing shared signal routing and debug pin reuse |
Applications
| Industrial HMI Panels | Portable Medical Devices |
|---|---|
Use Scenario: Touch-enabled display interface for pump controllers, PLC operator terminals, and environmental monitors. IC Role / Device Role / Timing Role: MCU executes UI logic, drives 40×4 LCD with integrated boost, processes CTSU touch events, and manages USB firmware updates. Use Value: Single-chip integration of LCD driver, touch sensing, and USB eliminates external PMIC, touch controller, and bootloader ICs - reducing layer count and bill-of-materials. |
Use Scenario: Battery-powered glucose meters and pulse oximeters requiring precise analog measurement and low-power sleep. IC Role / Device Role / Timing Role: Controls 12-bit A/D sampling of biosensor signals, runs calibration algorithms on 50 DMIPS RX core, and wakes every 10 s via LPT to check battery voltage. Use Value: 0.44 µA software standby current extends CR2032 battery life beyond 2 years; on-chip temperature sensor enables automatic ADC offset correction. |
| Smart Energy Meters | USB-C Enabled Test Equipment |
Use Scenario: DIN-rail mounted electricity meters with tamper detection, RTC logging, and infrared/USB communication. IC Role / Device Role / Timing Role: Manages metrology ADC interface (via ELC-triggered sampling), maintains accurate time with RTC leap-year compensation, and handles IRDA (SCI5) and USB data uploads. Use Value: IEC 60730 compliance features (CAC, IWDT, RAM test assist) satisfy Class B safety requirements without external watchdog or clock monitoring ICs. |
Use Scenario: Field-deployable signal generators and protocol analyzers requiring host PC connectivity and firmware field updates. IC Role / Device Role / Timing Role: Acts as USB device with custom class descriptor; uses USB OTG to switch between device mode (PC connection) and host mode (flash drive firmware update). Use Value: Integrated USB transceiver and BC detection enable plug-and-play charging and data transfer - no external PHY or charger IC needed. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F51138AGFP#3A | Same silicon, extended temp range (−40 to +105°C); identical pinout, memory, and peripherals | Required for under-hood automotive or high-temp industrial enclosures where ambient exceeds +85°C | Select R5F51138AGFP#3A only when thermal environment demands >85°C operation - no electrical or software changes needed |
| R5F51136ADFP#3A | Reduced memory: 256 KB flash / 32 KB SRAM; same package, peripherals, and clock architecture | Suitable for cost-sensitive designs with smaller firmware footprint and fewer runtime variables | Choose R5F51136ADFP#3A when application fits within 256 KB flash and does not require dual D/A or full 17-channel A/D concurrency |
Compared with R5F51138AGFP#3A, the R5F51138ADFP#3A offers identical functionality at lower cost and qualification burden for commercial-temperature applications; versus R5F51136ADFP#3A, it provides 2× flash/SRAM headroom for future feature expansion and complex UI rendering.
Availability
R5F51138ADFP#3A is available at Aetrix Electronics and suitable for industrial HMI, portable medical devices, and smart energy metering requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F51138ADFP#3A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RX113 Group targets cost-sensitive, low-power embedded applications demanding rich analog integration, USB connectivity, and capacitive touch - designed specifically for human-interface and sensor-fused edge devices.
FAQ
What is the maximum operating frequency and performance rating of the R5F51138ADFP#3A?
The R5F51138ADFP#3A operates at a maximum frequency of 32 MHz and delivers 50 DMIPS (Dhrystone MIPS) performance. Its RX CPU core features a five-stage pipeline, hardware 32×32-bit multiplier (one-cycle execution), and 64-bit accumulator - enabling deterministic real-time control in motor drives and sensor fusion applications. This performance level is sustained across the full 1.8–3.6 V supply range.
Does the R5F51138ADFP#3A support USB On-The-Go functionality?
Yes, the R5F51138ADFP#3A integrates a USB 2.0 full-speed host/function/OTG module compliant with USB specification v2.0. It supports dual-role operation, isochronous transfers, Battery Charger (BC) v1.2 detection, and uses on-chip transceivers - eliminating external PHY components. The USB0_ID pin enables automatic role detection in Mini-AB connector configurations.
How many capacitive touch channels does the R5F51138ADFP#3A support, and what methods are available?
The R5F51138ADFP#3A supports 12 capacitive touch sensing channels via its integrated CTSU, available only in the 100-pin package (PLQP0100KB-A). It supports both self-capacitance and mutual capacitance measurement methods, with on-chip noise cancellation to suppress EMI and power-line interference - enabling reliable touch detection in noisy industrial environments without external filtering components.
What low-power modes are available on the R5F51138ADFP#3A, and what is the lowest current consumption?
The R5F51138ADFP#3A offers three low-power modes: Sleep, Deep Sleep, and Software Standby. In Software Standby mode, current consumption drops to 0.44 µA (typical) while retaining SRAM content and enabling wake-up via LPT, RTC alarm, or external interrupt. Recovery time from this state is 4.8 µs - making it ideal for battery-powered devices requiring rapid responsiveness after extended idle periods.
Is the R5F51138ADFP#3A pin-compatible with other members of the RX113 Group?
Yes, the R5F51138ADFP#3A shares identical pinout and footprint with all other 100-pin RX113 variants in the PLQP0100KB-A package (e.g., R5F51137ADFP#3A, R5F51136ADFP#3A). Memory size, temperature grade, and minor peripheral enablement differ across variants, but PCB layout, decoupling, and signal routing remain fully interchangeable - enabling scalable design reuse across product tiers.
R5F51138ADFP#3A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX113
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, IrDA, SCI, SPI, SSI, USB OTG
- Peripherals:
- Capacitive Touch, DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 17x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F51138ADFP#3A FAQ
1.How can I place an order for R5F51138ADFP#3A through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F51138ADFP#3A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F51138ADFP#3A reliable?
The price and inventory of R5F51138ADFP#3A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F51138ADFP#3A is usually 5 days.
3.What payment methods are accepted for R5F51138ADFP#3A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F51138ADFP#3A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F51138ADFP#3A?
R5F51138ADFP#3A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F51138ADFP#3A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F51138ADFP#3A?
For technical support, including R5F51138ADFP#3A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F51138ADFP#3A requirements.
6.How does Aetrix verify that R5F51138ADFP#3A is sourced from the original manufacturer or authorized distributors?
All R5F51138ADFP#3A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F51138ADFP#3A meets industry standards.
7.What is the process for return or replacement of R5F51138ADFP#3A?
All R5F51138ADFP#3A units undergo pre-shipment inspection (PSI). If there is an issue with R5F51138ADFP#3A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F51138ADFP#3A part is unused and in its original packaging.
Return procedure for R5F51138ADFP#3A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F51138ADFP#3A Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
