Renesas R5F51303ADFM#30
- Part No.:
- R5F51303ADFM#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F51303ADFM#30.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 64LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:622
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F51303ADFM#30 from Renesas is a 32-bit RX CPU-based microcontroller in the RX130 Group, operating at up to 32 MHz (50 DMIPS), featuring 64 KB on-chip flash, 10 KB SRAM, 8 KB data flash, and integrated peripherals including 12-bit A/D (17 channels), dual 8-bit D/A, capacitive touch sensing (32 channels), RTC, and IEC60730-compliant safety functions. It targets low-power industrial and consumer control applications requiring robust timing, analog interface, and touch UI.
For engineers reviewing the R5F51303ADFM#30 datasheet, R5F51303ADFM#30 pinout, R5F51303ADFM#30 application, or R5F51303ADFM#30 equivalent, this page delivers verified specifications, package mapping to PLQP0064KB-C (64-pin LFQFP, 10 × 10 mm, 0.5 mm pitch), validated pin functions, real-world use cases, and two confirmed alternative parts with documented functional and parametric differences.
Technical Context
The R5F51303ADFM#30 implements a CISC Harvard-architecture RX CPU core with 5-stage pipeline, variable-length instructions, and 64-bit accumulator for single-cycle 32×32 multiply operations. Its clock system integrates high-speed (32 MHz ±1%) and sub-clock (32.768 kHz) oscillators, PLL, and CAC for frequency accuracy monitoring.
Peripheral integration includes ELC for event-driven module coordination without CPU wake-up, DTC for interrupt-triggered transfers, MTU2 (6-channel 16-bit timer) with complementary PWM and phase counting, and CTSU supporting mutual-capacitance matrix up to 32 channels - all operating under 1.8–5.5 V supply with software standby current of 0.37 µA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard, 32 MHz max, 50 DMIPS, 64-bit accumulator |
| Memory | 64 KB flash (no wait states), 10 KB SRAM, 8 KB data flash (1M erase cycles) |
| A/D Converter | 12-bit resolution, 17 input channels, 1.4 µs conversion time at 32 MHz ADCLK |
| D/A Converter | 2 × 8-bit channels, output range 0 V to AVCC0 |
| Capacitive Touch | 32-channel support (mutual capacitance matrix), self-diagnostic capability |
| Power Supply | 1.8–5.5 V single supply; software standby current = 0.37 µA |
| Operating Temp | –40°C to +85°C (D-grade) |
Pinout & Package
Package: PLQP0064KB-C - 64-pin Low-Profile Quad Flat Package, 10 × 10 mm body, 0.5 mm pitch, exposed pad (RoHS compliant).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Main digital power and reference; decoupling required per datasheet layout guidelines |
| XTAL / EXTAL | Main clock oscillator interface | Supports external crystal (1–20 MHz) or clock input for precise timing source |
| XCIN / XCOUT | Sub-clock oscillator interface | Connects 32.768 kHz crystal for RTC and low-power timer operation |
| MTIOC0A–MTIOC4D | MTU2 waveform I/O | Configurable PWM, input capture, complementary outputs across 6 timer channels |
| AN000–AN015, AN016–AN031 | Analog inputs | 17 dedicated A/D input pins; sampling time programmable per channel |
| DA0 / DA1 | Analog voltage outputs | 8-bit D/A outputs referenced to AVCC0/AVSS0; usable for sensor biasing or signal generation |
| TS0–TS31 | Capacitive touch sense pins | 32 pins support mutual-capacitance matrix configuration for touch buttons/sliders |
| SCI0–SCI9, SCI12 | Serial communication interfaces | Up to 7 SCI channels (asynchronous/clock-sync/I²C/SPI modes); SCI12 adds LIN support |
| RES# | Active-low reset input | Hardware reset initiation; supports power-on, LVD, and watchdog-induced resets |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Safety Support | Integrated RAM test assistance, A/D self-diagnostic, clock accuracy monitoring (CAC), and IWDT disconnection detection |
| Event Link Controller (ELC) | Enables 47 event sources to trigger peripheral actions (e.g., timer start, A/D conversion) without CPU intervention or wake-up |
| Low-Power Timer (LPT) | 16-bit counter running in software standby mode using sub-clock or IWDTCLK, enabling ultra-low-power periodic wake-up |
| Background Operation (BGO) | Data flash programming/erasing proceeds concurrently with CPU execution, minimizing latency in firmware updates |
| Capacitive Touch Sensing Unit (CTSU) | Supports mutual-capacitance matrix with hardware-accelerated noise rejection and automatic calibration |
Applications
| Home Appliance Control Panel | Industrial Sensor Node |
|---|---|
|
Use Scenario: Touch-enabled microwave oven or washing machine control interface with real-time status display and motor control feedback. IC Role / Device Role / Timing Role: Main system controller executing UI logic, driving touch sensing, managing PWM for motor speed, and logging sensor data to data flash. Use Value: Integrated CTSU (32 channels) eliminates external touch controller; 12-bit A/D and dual D/A enable precise analog sensor interfacing and actuator biasing within one chip. |
Use Scenario: Battery-powered environmental monitor measuring temperature, humidity, and air quality in factory settings with wireless reporting. IC Role / Device Role / Timing Role: Low-power data acquisition node using software standby mode (0.37 µA), waking periodically via LPT to sample sensors and transmit via SCI/RSPI. Use Value: Sub-µA standby current and hardware-accelerated A/D conversion (1.4 µs) minimize active time, extending battery life while maintaining measurement fidelity. |
| Smart Thermostat Interface | Medical Device Front-End |
|
Use Scenario: Wall-mounted HVAC controller with capacitive touch buttons, ambient temperature sensing, and display backlight dimming. IC Role / Device Role / Timing Role: System-on-chip handling touch UI, RTC-based scheduling, thermal compensation via internal temperature sensor, and PWM-controlled LED dimming. Use Value: On-chip temperature sensor calibrated against 12-bit A/D enables accurate thermal drift compensation; RTC with calendar mode supports time-of-day scheduling without external components. |
Use Scenario: Portable patient monitor front-end acquiring ECG lead signals, processing analog inputs, and generating audible alerts. IC Role / Device Role / Timing Role: Safety-critical analog acquisition unit leveraging IEC60730-compliant self-test features, A/D disconnection detection, and independent watchdog timer. Use Value: Built-in A/D self-diagnostic and analog input disconnection detection satisfy Class B safety requirements; dual D/A channels support reference voltage generation and alert tone synthesis. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F51305ADFM#30 | 128 KB flash, 16 KB SRAM, same package and peripheral set | Higher memory headroom for larger firmware or data logging buffers | Select when firmware size exceeds 64 KB or extended SRAM is needed for complex algorithms |
| R5F51303AGFM#30 | Identical memory and peripherals, but rated for –40°C to +105°C (G-grade) | Required for extended-temperature industrial or automotive under-hood environments | Choose for high-ambient-temperature deployments where D-grade (–40°C to +85°C) is insufficient |
Compared with R5F51303ADFM#30, R5F51305ADFM#30 offers double flash and SRAM capacity without changing footprint or peripheral functionality, while R5F51303AGFM#30 maintains identical specs but extends thermal reliability - both serve distinct design constraints without requiring PCB revision.
Availability
R5F51303ADFM#30 is available at Aetrix Electronics and suitable for industrial HMI panels, battery-powered sensor nodes, smart thermostat interfaces, and medical device front-ends requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for R5F51303ADFM#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RX130 Group is designed for cost-sensitive, low-power embedded applications demanding rich analog integration, capacitive touch, functional safety support, and seamless migration within the RX family - targeting appliance, sensor, and human-interface systems.
FAQ
What is the maximum operating frequency and CPU performance of the R5F51303ADFM#30?
The R5F51303ADFM#30 operates at a maximum frequency of 32 MHz and delivers 50 DMIPS of processing performance. Its RX CPU core supports single-cycle 32×32 multiplication with a 64-bit accumulator, enabling efficient signal processing and control loop execution. This performance level is sustained across its full 1.8–5.5 V supply range, with frequency scaling tied to VCC voltage per datasheet Table 1.1.
Does the R5F51303ADFM#30 include an integrated real-time clock (RTC)?
No, the R5F51303ADFM#30 does not include an RTC module. Per Table 1.2 in the datasheet, RTC functionality is unavailable in 48-pin and 64-pin packages of the RX130 Group, including the PLQP0064KB-C package used by R5F51303ADFM#30. RTC is only supported in 80-pin and 100-pin variants. Designers requiring timekeeping must implement external RTC or use the low-power timer (LPT) with sub-clock for basic interval timing.
How many capacitive touch channels does the R5F51303ADFM#30 support?
The R5F51303ADFM#30 supports up to 32 capacitive touch sensing channels in mutual-capacitance matrix configuration, as confirmed in Table 1.2 of the datasheet for the 64-pin LFQFP package (PLQP0064KB-C). This enables implementation of multi-button interfaces or sliders without external touch controllers, leveraging the integrated CTSU hardware with built-in noise suppression and auto-calibration.
What are the key low-power capabilities of the R5F51303ADFM#30?
The R5F51303ADFM#30 offers three low-power modes: sleep, deep sleep, and software standby. In software standby mode, it draws just 0.37 µA while retaining SRAM content and allowing wake-up via LPT or external interrupt. The low-power timer (LPT) operates during standby using the sub-clock or IWDT-dedicated oscillator, enabling precise periodic wake-up without full CPU activation - critical for battery-operated sensor nodes.
Is the R5F51303ADFM#30 pin-compatible with other RX130 Group members in the same package?
Yes, the R5F51303ADFM#30 is pin-compatible with other RX130 Group MCUs in the PLQP0064KB-C package (e.g., R5F51305ADFM#30, R5F51306BDFM#30), sharing identical pin assignments and electrical characteristics. This allows direct substitution for memory or feature upgrades without PCB changes, provided peripheral usage aligns with the target part's functional subset as defined in Table 1.2 of the datasheet.
R5F51303ADFM#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX130
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, LINbus, SCI, SPI
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 52
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 10K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 14x12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F51303ADFM#30 FAQ
1.How can I place an order for R5F51303ADFM#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F51303ADFM#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F51303ADFM#30 reliable?
The price and inventory of R5F51303ADFM#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F51303ADFM#30 is usually 5 days.
3.What payment methods are accepted for R5F51303ADFM#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F51303ADFM#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F51303ADFM#30?
R5F51303ADFM#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F51303ADFM#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F51303ADFM#30?
For technical support, including R5F51303ADFM#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F51303ADFM#30 requirements.
6.How does Aetrix verify that R5F51303ADFM#30 is sourced from the original manufacturer or authorized distributors?
All R5F51303ADFM#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F51303ADFM#30 meets industry standards.
7.What is the process for return or replacement of R5F51303ADFM#30?
All R5F51303ADFM#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F51303ADFM#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F51303ADFM#30 part is unused and in its original packaging.
Return procedure for R5F51303ADFM#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F51303ADFM#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

