Renesas R5F51303AGFN#30
- Part No.:
- R5F51303AGFN#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
R5F51303AGFN#30.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:714
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F51303AGFN#30 from Renesas is a 32-bit RX CPU-based microcontroller operating at up to 32 MHz (50 DMIPS), featuring 64 KB flash, 10 KB SRAM, 8 KB data flash, 12-bit A/D converter (17 channels), two 8-bit D/A outputs, capacitive touch sensing (36 channels), and IEC60730 compliance for safety-critical industrial control applications.
For engineers reviewing the R5F51303AGFN#30 datasheet, R5F51303AGFN#30 pinout, R5F51303AGFN#30 application, or R5F51303AGFN#30 equivalent, key selection criteria include its 80-pin LFQFP package, –40°C to +105°C temperature grade, integrated RTC (not supported in 48-pin variants), and ELC-driven low-power peripheral coordination without CPU wake-up.
Technical Context
The R5F51303AGFN#30 implements the RXv1 core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code. It integrates an Event Link Controller (ELC) that routes 47 event signals directly between peripherals-such as MTU2 timers triggering A/D conversion-enabling autonomous operation during CPU sleep.
Its clock system includes a high-speed on-chip oscillator (32 MHz ±1%), PLL (4–8 MHz input), sub-clock (32.768 kHz), and dedicated IWDT oscillator (15 kHz), with independent clock domains for ICLK (CPU/system), PCLKB (peripherals), and FCLK (flash). The CAC circuit validates clock accuracy for functional safety compliance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC core with 5-stage pipeline, 50 DMIPS @ 32 MHz |
| Max Operating Frequency | 32 MHz with no wait states on flash/SRAM access |
| Memory | 64 KB on-chip flash (1.8 V programmable), 10 KB SRAM, 8 KB data flash (1M erase cycles) |
| A/D Converter | 12-bit resolution, 17-channel input, 1.4 µs min conversion time @ 32 MHz ADCLK |
| D/A Converter | Two 8-bit channels, output range 0 V to AVCC0 |
| Capacitive Touch | 36-channel CTSU supporting self-capacitance (up to 36 keys) or mutual-capacitance matrix (up to 324 keys) |
| Operating Temp | –40°C to +105°C (G-grade), qualified for extended industrial environments |
Pinout & Package
Package: PLQP0080KB-B - 80-pin Low-Profile Quad Flat Package, 12 × 12 mm body, 0.5 mm pitch, exposed pad (thermal enhancement).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Single 1.8–5.5 V rail; VCL requires 4.7 µF capacitor to VSS for internal LDO stability |
| XTAL / EXTAL | Main crystal oscillator interface | Supports external crystals up to 20 MHz or direct clock input |
| XCIN / XCOUT | Sub-clock oscillator | 32.768 kHz crystal connection for RTC and low-power timing |
| MTIOC0A–MTIOC4D | MTU2 timer I/O | 16-bit complementary PWM, phase counting, and input capture across six channels |
| AN000–AN031 | A/D analog inputs | 17 of 24 total channels available; sampling time configurable per channel |
| DA0 / DA1 | D/A analog outputs | 8-bit voltage outputs referenced to AVCC0/AVSS0; used for sensor biasing or analog feedback |
| TS0–TS35 | Capacitive touch sense pins | All 36 CTSU channels accessible; supports self- and mutual-capacitance configurations |
| SCI0–SCI9 / SCI12 | Serial interfaces | Three SCIg (asynchronous/clock-sync/I²C/SPI) + one SCIh (LIN-compatible) channels |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | Enables 47 peripheral-to-peripheral event triggers without CPU intervention-e.g., MTU2 overflow starts A/D conversion while CPU remains in deep sleep |
| IEC60730 Safety Support | Integrated self-test functions for A/D, clock accuracy (CAC), IWDT, RAM (via DOC), and analog input disconnection detection |
| Low-Power Timer (LPT) | 16-bit timer running on sub-clock or IWDTCLK during software standby mode (0.37 µA supply current) |
| Background Operation (BGO) | Data flash programming/erasing continues concurrently with CPU execution-no interrupt latency penalty |
| Flexible Clock Domains | Independent ICLK (CPU), PCLKB (peripherals), and FCLK (flash) allow dynamic power/performance scaling |
Applications
| Home Appliance Control Panel | Industrial Sensor Node |
|---|---|
Use Scenario: Touch-enabled microwave oven UI with real-time cooking status display and motor control feedback. IC Role / Device Role / Timing Role: Main MCU executing UI logic, driving capacitive touch overlay (36 keys), generating PWM for fan/motor control, and managing RTC-based cooking timers. Use Value: Integrated CTSU eliminates external touch controller; 12-bit A/D monitors thermistor/NTC inputs; dual D/A outputs calibrate analog sensors. | Use Scenario: Battery-powered wireless vibration sensor node monitoring motor health in factory equipment. IC Role / Device Role / Timing Role: Data acquisition MCU sampling accelerometer via 12-bit A/D, performing FFT preprocessing, and transmitting via SCI/RSPI to gateway. Use Value: Software standby mode (0.37 µA) extends battery life; ELC-triggered A/D captures transient events autonomously; CRC calculator ensures firmware integrity. |
| Smart Thermostat Interface | Medical Infusion Pump Controller |
Use Scenario: Wall-mounted HVAC controller with ambient temperature/humidity sensing, display backlight control, and Wi-Fi module interface. IC Role / Device Role / Timing Role: System controller managing I²C sensors (temp/humidity), driving LED backlight via PWM, and handling UART communication with wireless SoC. Use Value: 32 MHz performance enables responsive UI rendering; 8-bit D/A adjusts display contrast; IEC60730 diagnostics support Class B safety certification. | Use Scenario: Precision fluid delivery system requiring motor control, pressure sensing, and alarm-triggered shutdown. IC Role / Device Role / Timing Role: Safety-critical controller executing pump motor sequencing, validating analog pressure readings, and initiating emergency stop via IWDT timeout. Use Value: Dual independent watchdogs (IWDT + voltage monitor) meet IEC 62304 requirements; self-diagnostic A/D and RAM test assist Class C compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F51303ADFN#30 | Same package and pinout; rated for –40°C to +85°C (D-grade) instead of G-grade | Suitable for commercial/indoor environments where extended temperature range is unnecessary | Select when cost sensitivity outweighs need for +105°C operation |
| R5F51305AGFN#30 | 128 KB flash, 16 KB SRAM, same 80-pin LFQFP package and temperature grade | Required for applications needing larger firmware footprint or additional buffer memory for protocol stacks | Choose when bootloader, OTA update, or complex communication stacks exceed 64 KB capacity |
Compared with R5F51303AGFN#30, the D-grade R5F51303ADFN#30 reduces thermal margin but lowers unit cost, while the R5F51305AGFN#30 adds 64 KB flash and 6 KB SRAM-enabling richer firmware features without changing PCB layout or thermal design.
Availability
R5F51303AGFN#30 is available at Aetrix Electronics and suitable for industrial HMI, smart appliance control, and medical device subsystems requiring stable component supply, long-term lifecycle assurance, and extended temperature operation.
Supply support for R5F51303AGFN#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX130 Group targets cost-sensitive, safety-aware industrial and consumer applications-delivering high integration (touch, A/D, RTC, safety features) in compact packages with robust low-power operation.
FAQ
What is the maximum operating frequency and CPU performance of the R5F51303AGFN#30?
The R5F51303AGFN#30 operates at a maximum frequency of 32 MHz and delivers 50 DMIPS of processing performance. Its RXv1 32-bit CPU core uses a 5-stage pipeline and variable-length instruction set to achieve high code density and efficiency. Performance is sustained across the full voltage range (1.8–5.5 V) with no wait states on flash or SRAM access, making it suitable for deterministic real-time control tasks in the R5F51303AGFN#30.
Does the R5F51303AGFN#30 support real-time clock (RTC) functionality?
Yes, the R5F51303AGFN#30 includes a hardware RTC module with calendar count mode or binary count mode, alarm and periodic interrupts, and 30-second/leap-year/error adjustment. It uses the 32.768 kHz sub-clock oscillator as its timebase and is fully operational in the 80-pin LFQFP package (PLQP0080KB-B). RTC is not available in 48-pin variants, confirming its presence in the R5F51303AGFN#30.
How many capacitive touch channels does the R5F51303AGFN#30 support, and what configurations are available?
The R5F51303AGFN#30 integrates a Capacitive Touch Sensing Unit (CTSUa) supporting up to 36 touch channels. It operates in self-capacitance mode (one pin per key) or mutual-capacitance matrix mode (36 pins supporting up to 324 keys). All 36 TSx pins are accessible in the 80-pin package, and the CTSU includes built-in noise suppression and auto-calibration-key capabilities confirmed for the R5F51303AGFN#30 in the official datasheet.
What low-power modes are available on the R5F51303AGFN#30, and what is the lowest supply current?
The R5F51303AGFN#30 offers three low-power consumption modes: Sleep, Deep Sleep, and Software Standby. In Software Standby mode, supply current drops to 0.37 µA while the Low Power Timer (LPT) remains active using the sub-clock or IWDT oscillator. Recovery time from this state is 4.8 µs, enabling rapid response to external events-critical for battery-operated systems using the R5F51303AGFN#30.
Is the R5F51303AGFN#30 qualified for functional safety standards like IEC 60730?
Yes, the R5F51303AGFN#30 includes dedicated hardware and firmware-assist features for IEC 60730 Class B compliance, including self-diagnostic A/D converter, clock frequency accuracy measurement (CAC), independent watchdog timer (IWDT), RAM test support via Data Operation Circuit (DOC), and analog input disconnection detection. These features are documented in the R5F51303AGFN#30 datasheet and enable certified safety firmware implementation without external supervision circuits.
R5F51303AGFN#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-LQFP
- Series:
- RX130
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, LINbus, SCI, SPI
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 68
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 10K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 17x12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F51303AGFN#30 FAQ
1.How can I place an order for R5F51303AGFN#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F51303AGFN#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F51303AGFN#30 reliable?
The price and inventory of R5F51303AGFN#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F51303AGFN#30 is usually 5 days.
3.What payment methods are accepted for R5F51303AGFN#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F51303AGFN#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F51303AGFN#30?
R5F51303AGFN#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F51303AGFN#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F51303AGFN#30?
For technical support, including R5F51303AGFN#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F51303AGFN#30 requirements.
6.How does Aetrix verify that R5F51303AGFN#30 is sourced from the original manufacturer or authorized distributors?
All R5F51303AGFN#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F51303AGFN#30 meets industry standards.
7.What is the process for return or replacement of R5F51303AGFN#30?
All R5F51303AGFN#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F51303AGFN#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F51303AGFN#30 part is unused and in its original packaging.
Return procedure for R5F51303AGFN#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F51303AGFN#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

