Renesas R5F51305ADFK#10
- Part No.:
- R5F51305ADFK#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F51305ADFK#10.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:720
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F51305ADFK#10 from Renesas Electronics is a 32-bit RX CPU-based microcontroller in the RX130 Group, operating at up to 32 MHz (50 DMIPS), featuring 128 KB on-chip flash, 16 KB SRAM, and 8 KB data flash. It integrates a 12-bit A/D converter (14 channels), two 8-bit D/A outputs, capacitive touch sensing (32 channels), RTC, low-power timer, and multiple communication interfaces including SCI, I²C, and RSPI - deployed in industrial human-machine interfaces and smart appliance control units.
For engineers reviewing the R5F51305ADFK#10 datasheet, R5F51305ADFK#10 pinout, R5F51305ADFK#10 application, or R5F51305ADFK#10 equivalent, key selection criteria include its LQFP-64 (PLQP0064GA-A, 14×14 mm, 0.8 mm pitch) package, –40°C to +85°C temperature grade, 1.8–5.5 V single-supply operation, IEC60730-compliant safety features, and support for event-driven low-power operation via ELC and software standby mode (0.37 µA).
Technical Context
The R5F51305ADFK#10 implements the 32-bit RXv1 CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions, delivering 50 DMIPS at 32 MHz. It supports little-endian instruction/data layout and includes a 64-bit accumulator for single-cycle 32×32-bit multiply operations.
Its peripheral set is tailored for embedded control: the Event Link Controller (ELC) enables interrupt-free inter-module triggering (e.g., MTU → A/D start), while the Multi-function Pin Controller (MPC) allows flexible I/O function assignment across 52 GPIOs. The chip version A (denoted by "A" in part number) is functionally identical to version B per Renesas documentation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC core with 5-stage pipeline, 50 DMIPS @ 32 MHz |
| Max Operating Frequency | 32 MHz (dependent on VCC: 1.8–2.4 V → 8 MHz; 2.4–2.7 V → 16 MHz; 2.7–5.5 V → 32 MHz) |
| Memory | 128 KB flash (no wait states), 16 KB SRAM, 8 KB data flash (1M erase/write cycles) |
| Analog Peripherals | 12-bit A/D converter (14 channels, 1.4 µs conversion), two 8-bit D/A outputs, two comparator B channels |
| Timers & Control | MTU2 (6-channel 16-bit), TMR (4-channel 8-bit), CMT (2-channel 16-bit), LPT (1-channel 16-bit), RTC |
| Communication | SCI (3 channels), RIIC (1 channel, up to 400 kbps), RSPI (1 channel, up to 16 Mbps), REMC (2 channels) |
| Capacitive Touch | CTSU supporting up to 32 keys in self-capacitance mode (LQFP-64 package constraint) |
| Supply & Temp | Single 1.8–5.5 V supply; operating temperature range: –40°C to +85°C (D-grade) |
Pinout & Package
Package: PLQP0064GA-A - 64-pin LQFP, 14 × 14 mm body, 0.8 mm pitch, exposed pad not present. Compatible with standard LQFP reflow profiles and manual soldering using IPC-J-STD-020D guidelines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Main digital power (1.8–5.5 V) and reference ground; decoupling required per Renesas layout guidelines |
| AVCC0 / AVSS0 | Analog power / Analog ground | Dedicated supply for A/D and D/A converters; must be routed separately from digital planes |
| AN000–AN013 | Analog inputs | 14-channel 12-bit A/D input pins; sampling time programmable per channel |
| DA0 / DA1 | Analog outputs | Two independent 8-bit voltage-output DACs (0 V to AVCC0) |
| TS0–TS31 | Touch sense inputs | 32 dedicated CTSU electrode pins (self-capacitance mode); TSCAP required for internal bias stability |
| MTIOC0A–MTIOC3D | PWM/compare output | 16-pin MTU2 waveform interface supporting complementary PWM, phase counting, and A/D trigger generation |
| SCI5_RXD / SCI5_TXD | Asynchronous serial I/O | Full-duplex UART interface with fine-adjustable baud rate (0–255/255 divisor) |
| SCL0 / SDA0 | I²C bus interface | Open-drain I²C master/slave pins compliant with SMBus; pull-ups required externally |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Safety Support | Integrated self-test functions for A/D, clock accuracy (CAC), IWDT, RAM (via DOC), and analog disconnection detection |
| Low-Power Operation | Software standby mode draws only 0.37 µA with LPT active; 4.8 µs wake-up time from standby |
| Event-Driven Architecture | ELC enables direct hardware linking (e.g., timer overflow → A/D start) without CPU intervention or ISR overhead |
| Capacitive Touch Scalability | CTSU supports 32-key self-capacitance matrix on 64-pin package - sufficient for touch panels or control panels |
| Flexible Clock System | Multiple sources (HOCO, LOCO, sub-clock, PLL, IWDTCLK) with independent ICLK/PCLK/FCLK domains and CAC calibration |
| Background Data Flash Programming | BGO allows code execution from main flash while erasing/programming data flash - critical for firmware updates |
Applications
| Smart Appliance Control Panel | Industrial HMI Module |
|---|---|
|
Use Scenario: Touch-enabled front panel for washing machines or HVAC controllers with real-time status display and parameter adjustment. IC Role / Device Role / Timing Role: Main system controller executing UI logic, managing capacitive touch inputs, driving display via SPI/SCI, and logging events to data flash. Use Value: Integrated CTSU eliminates external touch controller IC; 14-channel A/D monitors motor current, temperature, and voltage sensors directly. |
Use Scenario: Standalone operator interface for PLC-connected machinery requiring local diagnostics, alarm handling, and parameter configuration. IC Role / Device Role / Timing Role: Real-time coordinator between fieldbus peripherals (via SCI/I²C) and local human interface (touch, LED, buzzer), with RTC-backed event logging. Use Value: ELC-triggered A/D sampling ensures deterministic sensor acquisition synchronized to motion control signals - no CPU polling latency. |
| Energy Monitoring Gateway | White Goods Motor Control Interface |
|
Use Scenario: Sub-metering unit aggregating current/voltage readings from multiple circuits and reporting via RSPI to a central MCU. IC Role / Device Role / Timing Role: Sensor interface hub performing calibrated A/D conversions, CRC-protected data packaging, and burst-mode RSPI transmission. Use Value: Hardware CRC calculator offloads checksum computation; 8 KB data flash stores calibration coefficients and historical min/max values. |
Use Scenario: Auxiliary control board for BLDC motor drives, handling hall-effect feedback, thermal monitoring, and fault signaling. IC Role / Device Role / Timing Role: Safety-critical monitor interfacing with primary motor controller via SCI, validating sensor integrity and initiating safe shutdown via POE2-controlled gate drivers. Use Value: IEC60730-compliant self-diagnostic routines (RAM test, clock accuracy check, A/D offset verification) satisfy Class B functional safety requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F51305ADFM#30 | Same core, memory, and peripherals; differs only in package: LFQFP-64 (PLQP0064KB-C, 10×10 mm, 0.5 mm pitch) | Smaller footprint and finer pitch - better suited for space-constrained PCBs but requires tighter layout tolerances | Select R5F51305ADFM#30 when board area is limited and assembly process supports 0.5 mm pitch; R5F51305ADFK#10 preferred for easier hand-soldering and thermal management. |
| R5F51305AGFK#30 | Identical functionality and package; rated for –40°C to +105°C (G-grade) instead of –40°C to +85°C (D-grade) | Required for extended-temperature environments such as enclosed industrial enclosures or automotive under-hood proximity | Choose R5F51305AGFK#30 for high-ambient-temperature deployments; R5F51305ADFK#10 remains optimal for commercial/industrial indoor use with cost and qualification advantages. |
Compared with R5F51305ADFM#30 and R5F51305AGFK#30, the R5F51305ADFK#10 offers the largest LQFP-64 footprint (14×14 mm), easing thermal dissipation and mechanical reliability, while maintaining full feature parity - making it ideal for prototyping, medium-volume production, and applications prioritizing manufacturability over miniaturization.
Availability
R5F51305ADFK#10 is available at Aetrix Electronics and suitable for industrial HMI development, smart appliance control systems, and energy monitoring gateways requiring stable component supply, long-term lifecycle assurance, and Renesas-qualified traceable sourcing.
Supply support for R5F51305ADFK#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX130 Group is designed for cost-sensitive, low-power embedded applications demanding rich analog integration, capacitive touch capability, and functional safety compliance - targeting white goods, building automation, and industrial control panels.
FAQ
What is the maximum operating frequency of the R5F51305ADFK#10 and how does supply voltage affect it?
The R5F51305ADFK#10 achieves a maximum operating frequency of 32 MHz when powered at 2.7–5.5 V. At 2.4–2.7 V, max frequency drops to 16 MHz; at 1.8–2.4 V, it is limited to 8 MHz. This voltage-frequency scaling is enforced in hardware and documented in Section 1.1 of the R01DS0273EJ0300 datasheet. All timing specifications for peripherals (e.g., A/D conversion, SCI baud rate) scale accordingly with the actual ICLK frequency.
How many capacitive touch channels does the R5F51305ADFK#10 support, and what package dependency applies?
The R5F51305ADFK#10 supports up to 32 capacitive touch sensing channels via its CTSU module. This count is specific to the PLQP0064GA-A (64-pin LQFP, 0.8 mm pitch) package, as confirmed in Table 1.2 of the datasheet. Other 64-pin variants (e.g., PLQP0064KB-C) support 36 channels, but R5F51305ADFK#10's pinout constrains usable TSx pins to 32 - verified in the pin function table and package-specific signal mapping.
Does the R5F51305ADFK#10 include hardware support for IEC60730 Class B compliance?
Yes, the R5F51305ADFK#10 includes dedicated hardware features for IEC60730 Class B compliance: built-in RAM test assistance (via DOC), clock frequency accuracy measurement circuit (CAC), independent watchdog timer (IWDT) with dedicated oscillator, A/D self-diagnostic and analog input disconnection detection, and temperature sensor integration. These are explicitly listed in the "Useful functions for IEC60730 compliance" section of the datasheet and require no external components.
What are the key differences between R5F51305ADFK#10 and R5F51305ADFM#30?
The R5F51305ADFK#10 and R5F51305ADFM#30 share identical silicon functionality, memory sizes (128 KB flash, 16 KB SRAM), peripherals, and temperature grade (–40°C to +85°C). Their sole difference is package: R5F51305ADFK#10 uses PLQP0064GA-A (LQFP-64, 14×14 mm, 0.8 mm pitch), while R5F51305ADFM#30 uses PLQP0064KB-C (LFQFP-64, 10×10 mm, 0.5 mm pitch). Layout, thermal, and assembly considerations drive the selection - not electrical or functional divergence.
Can the R5F51305ADFK#10 operate in low-power modes while maintaining RTC and LPT functionality?
Yes, the R5F51305ADFK#10 supports RTC and Low Power Timer (LPT) operation during software standby mode - its deepest low-power state. In this mode, the CPU and most peripherals halt, but the sub-clock oscillator (32.768 kHz) continues running to drive both RTC calendar counting and LPT timeout generation. Supply current drops to 0.37 µA, and wake-up occurs in 4.8 µs upon LPT match or RTC alarm, as specified in the "Low power consumption" section of the datasheet.
R5F51305ADFK#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX130
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, LINbus, SCI, SPI
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 52
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 14x12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F51305ADFK#10 FAQ
1.How can I place an order for R5F51305ADFK#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F51305ADFK#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F51305ADFK#10 reliable?
The price and inventory of R5F51305ADFK#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F51305ADFK#10 is usually 5 days.
3.What payment methods are accepted for R5F51305ADFK#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F51305ADFK#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F51305ADFK#10?
R5F51305ADFK#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F51305ADFK#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F51305ADFK#10?
For technical support, including R5F51305ADFK#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F51305ADFK#10 requirements.
6.How does Aetrix verify that R5F51305ADFK#10 is sourced from the original manufacturer or authorized distributors?
All R5F51305ADFK#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F51305ADFK#10 meets industry standards.
7.What is the process for return or replacement of R5F51305ADFK#10?
All R5F51305ADFK#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F51305ADFK#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F51305ADFK#10 part is unused and in its original packaging.
Return procedure for R5F51305ADFK#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F51305ADFK#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

