Renesas R5F51305ADFN#10
- Part No.:
- R5F51305ADFN#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
R5F51305ADFN#10.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 80LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:950
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F51305ADFN#10 from Renesas is a 32-bit RX CPU-based microcontroller operating at up to 32 MHz (50 DMIPS), featuring 128 KB on-chip flash, 16 KB SRAM, 8 KB data flash, 12-bit A/D converter (17 channels), two 8-bit D/A outputs, capacitive touch sensing (36 channels), and IEC60730-compliant safety functions for industrial control applications.
For engineers reviewing the R5F51305ADFN#10 datasheet, R5F51305ADFN#10 pinout, R5F51305ADFN#10 application, or R5F51305ADFN#10 equivalent, key selection criteria include its 80-pin LFQFP package, 1.8–5.5 V single-supply operation, software standby current of 0.37 µA, 4.8 µs wake-up time, and integrated RTC with calendar mode - all critical for low-power human-interface and appliance control designs.
Technical Context
The R5F51305ADFN#10 implements the RXv1 core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code. It integrates a dedicated low-speed on-chip oscillator (15 kHz) for IWDT, high-speed on-chip oscillator (32 MHz ±1%), and clock frequency accuracy measurement circuit (CAC) for self-diagnostic timing validation.
Its peripheral set includes ELC for event-driven module coordination without CPU intervention, DTC supporting normal/repeat/block transfers triggered by 47 event sources, and MPC enabling flexible I/O function assignment across multiple pins - collectively enabling deterministic real-time response in resource-constrained embedded systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard with 5-stage pipeline, 50 DMIPS @ 32 MHz |
| Max Operating Frequency | 32 MHz - enables full-speed execution without wait states on flash/SRAM |
| Flash Memory | 128 KB - supports secure firmware updates and dual-bank operation via BGO |
| SRAM | 16 KB - sufficient for real-time control stacks and touch-sensing buffers |
| A/D Converter | 12-bit, 17 channels, 1.4 µs conversion - meets fast sampling needs in motor feedback and sensor fusion |
| Operating Voltage | 1.8–5.5 V - allows direct interface with 3.3 V and 5 V peripherals without level shifters |
| Standby Current | 0.37 µA - enables multi-year battery life in remote controls and smart sensors |
Pinout & Package
Package: PLQP0080KB-B - 80-pin Low-Profile Quad Flat Package, 12 × 12 mm, 0.5 mm pitch, RoHS-compliant, lead-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual power domains: digital (VCC/VSS) and analog (AVCC0/AVSS0) for noise isolation |
| XTAL / EXTAL | Main clock oscillator interface | Supports external crystal up to 20 MHz or direct clock input for precise timing |
| AN000–AN007, AN016–AN031 | Analog inputs | 17-channel 12-bit A/D input mapping - includes dedicated trigger pin ADTRG0# |
| DA0 / DA1 | Analog outputs | Two independent 8-bit D/A outputs referenced to AVCC0, usable for biasing or calibration signals |
| TS0–TS35 | Capacitive touch sense pins | 36-channel CTSU I/O - supports self-capacitance (36 keys) or mutual-capacitance (324-key matrix) |
| SCI0–SCI9, SCI12 | Serial interfaces | Up to 7 SCI channels (asynchronous/clock-sync/I²C/SPI modes), plus 1 RIIC and 1 RSPI channel |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Safety Support | Integrated self-test functions for A/D, clock accuracy (CAC), IWDT, RAM (via DOC), and analog disconnection detection |
| Event Link Controller (ELC) | Enables 47-event-triggered peripheral operation (e.g., timer-triggered A/D start) without CPU wake-up or ISR overhead |
| Background Operation (BGO) | Data flash programming/erasing continues during normal CPU execution - no interruption to real-time tasks |
| Low-Power Timer (LPT) | 16-bit timer running on sub-clock (32.768 kHz) or IWDTCLK during software standby - maintains timekeeping at 0.37 µA |
| Multi-Function Pin Controller (MPC) | Per-pin function selection across 80 I/Os - simplifies PCB layout and enables dynamic peripheral remapping in firmware |
Applications
| Home Appliance Control Panel | Industrial Human-Machine Interface (HMI) |
|---|---|
Use Scenario: Touch-enabled microwave oven or washing machine control panel with real-time status display and safety monitoring. IC Role / Device Role / Timing Role: Main system controller executing UI logic, managing capacitive touch decoding, driving display interface, and enforcing IEC60730 safety checks. Use Value: Integrated CTSU (36 keys), RTC calendar mode, and self-diagnostic A/D/CAC enable certified Class B compliance without external safety co-processors. | Use Scenario: Compact programmable logic controller (PLC) I/O module with local HMI, sensor acquisition, and serial fieldbus connectivity. IC Role / Device Role / Timing Role: Real-time I/O coordinator using ELC-triggered A/D sampling and SCI/RSPI communication with host PLC backplane. Use Value: 17-channel A/D with per-channel sampling time control, 7 SCI channels, and 16 KB SRAM support concurrent analog logging and protocol stack execution. |
| Smart Remote Control Unit | Energy Monitoring Sensor Node |
Use Scenario: IR/RF remote with multi-protocol support (NEC, RC-5), capacitive buttons, and low-power wake-on-button press. IC Role / Device Role / Timing Role: Remote signal processor handling pattern-matching REMC units, touch sensing, and IR modulation via MTU PWM outputs. Use Value: Dual REMC units with 4-pattern matching and 8-byte buffers, plus 4.8 µs wake-up from 0.37 µA standby, extend coin-cell battery life beyond 5 years. | Use Scenario: DIN-rail mounted energy meter auxiliary sensor node measuring voltage/current/temperature and reporting via RS485. IC Role / Device Role / Timing Role: Precision analog front-end controller performing synchronized 12-bit A/D conversions, temperature compensation via internal TEMPSA, and CRC-protected data framing. Use Value: 1.4 µs A/D conversion, double-trigger mode for motor current sampling, and hardware CRC calculator ensure accurate, tamper-resistant energy data capture. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F51305AGFN#30 | Same core, memory, and peripherals; rated for –40°C to +105°C (vs. –40°C to +85°C) | Required for extended-temperature industrial environments (e.g., factory-floor HMIs) | Select when ambient operating temperature exceeds +85°C or long-term thermal stability is critical. |
| R5F51306BDFN#30 | 256 KB flash / 32 KB SRAM (vs. 128 KB / 16 KB); identical package and peripheral set | Suitable for applications requiring larger firmware image (e.g., OTA update support, complex UI frameworks) | Choose when firmware size growth or future feature expansion necessitates additional non-volatile and RAM resources. |
Compared with R5F51305AGFN#30, the R5F51305ADFN#10 offers lower-cost thermal qualification for commercial-grade appliances; compared with R5F51306BDFN#30, it provides optimal memory sizing for cost-sensitive, fixed-function controllers where firmware footprint is stable and predictable.
Availability
R5F51305ADFN#10 is available at Aetrix Electronics and suitable for home appliance control panels, industrial HMIs, smart remote controls, and energy monitoring sensor nodes requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant manufacturing.
Supply support for R5F51305ADFN#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX130 Group - including the R5F51305ADFN#10 - was designed for cost-effective, safety-certifiable embedded control in consumer and industrial equipment, emphasizing low-power operation, capacitive touch integration, and IEC60730 compliance.
FAQ
What is the maximum operating frequency and CPU performance of the R5F51305ADFN#10?
The R5F51305ADFN#10 operates at a maximum frequency of 32 MHz and delivers 50 DMIPS of processing performance using the 32-bit RXv1 CPU core. Its 5-stage pipeline, variable-length instruction set, and on-chip multiplier/divider enable efficient execution of real-time control algorithms and signal processing tasks without external acceleration. This performance level is sustained across the full 1.8–5.5 V supply range.
Does the R5F51305ADFN#10 support IEC60730 Class B compliance out of the box?
Yes, the R5F51305ADFN#10 includes hardware-assisted IEC60730 Class B compliance features: self-diagnostic A/D converter, clock frequency accuracy measurement circuit (CAC), independent watchdog timer (IWDT) with dedicated 15 kHz oscillator, RAM test support via Data Operation Circuit (DOC), and analog input disconnection detection. These are documented in the R01DS0273EJ0300 datasheet and require no external components to implement certified safety routines.
How many capacitive touch channels does the R5F51305ADFN#10 support, and what configurations are available?
The R5F51305ADFN#10 integrates a Capacitive Touch Sensing Unit (CTSUa) supporting up to 36 touch channels. It operates in self-capacitance mode (one pin per key, 36-key maximum) or mutual capacitance mode (matrix configuration using 36 pins for up to 324 keys). The CTSU is fully supported in the 80-pin PLQP0080KB-B package and requires no external RC networks - only decoupling capacitor TSCAP to VSS.
What are the low-power capabilities of the R5F51305ADFN#10, and how quickly can it wake from standby?
The R5F51305ADFN#10 offers three low-power modes, with software standby consuming just 0.37 µA while retaining SRAM content and RTC operation. Wake-up from software standby occurs in 4.8 µs - fast enough for responsive touch or interrupt-driven control. The low-power timer (LPT) runs continuously on the 32.768 kHz sub-clock or IWDT-dedicated oscillator, enabling precise timekeeping without waking the CPU.
Which communication interfaces are available on the R5F51305ADFN#10, and how many SCI channels does it support?
The R5F51305ADFN#10 provides up to seven Serial Communications Interface (SCI) channels (SCI0, SCI1, SCI5, SCI6, SCI8, SCI9, SCI12), one I²C bus interface (RIIC), one Serial Peripheral Interface (RSPI), and one Remote Control Signal Receiver (REMC) with dual units. All SCI channels support asynchronous, clock-synchronous, and simple I²C/SPI modes - enabling simultaneous UART debugging, I²C sensor interfacing, and SPI flash communication in a single design.
R5F51305ADFN#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-LQFP
- Series:
- RX130
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, LINbus, SCI, SPI
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 68
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 17x12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F51305ADFN#10 FAQ
1.How can I place an order for R5F51305ADFN#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F51305ADFN#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F51305ADFN#10 reliable?
The price and inventory of R5F51305ADFN#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F51305ADFN#10 is usually 5 days.
3.What payment methods are accepted for R5F51305ADFN#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F51305ADFN#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F51305ADFN#10?
R5F51305ADFN#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F51305ADFN#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F51305ADFN#10?
For technical support, including R5F51305ADFN#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F51305ADFN#10 requirements.
6.How does Aetrix verify that R5F51305ADFN#10 is sourced from the original manufacturer or authorized distributors?
All R5F51305ADFN#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F51305ADFN#10 meets industry standards.
7.What is the process for return or replacement of R5F51305ADFN#10?
All R5F51305ADFN#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F51305ADFN#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F51305ADFN#10 part is unused and in its original packaging.
Return procedure for R5F51305ADFN#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F51305ADFN#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

