My Inquiry
My Account
Renesas R5F51305ADFN#30
- Part No.:
- R5F51305ADFN#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
R5F51305ADFN#30.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 80LFQFP
- Quantity:
- Payment:
- Shipping:
Inventory:714
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F51305ADFN#30 from Renesas Electronics is a 32-bit RX CPU-based microcontroller operating at up to 32 MHz (50 DMIPS), featuring 128 KB on-chip flash, 16 KB SRAM, 8 KB data flash, 17-channel 12-bit A/D converter (1.4 µs conversion), dual 8-bit D/A outputs, capacitive touch sensing (36 channels), and IEC60730-compliant safety functions - deployed in industrial control panels requiring low-power real-time responsiveness and integrated analog interfaces.
For engineers reviewing the R5F51305ADFN#30 datasheet, R5F51305ADFN#30 pinout, R5F51305ADFN#30 application, or R5F51305ADFN#30 equivalent, this page delivers verified package mapping (PLQP0080KB-B, 80-pin LFQFP), validated peripheral configuration (MTU2 ×6, SCIg ×3, RIIC ×1, RSPI ×1), confirmed low-power modes (software standby: 0.37 µA, 4.8 µs wake-up), and two production-ready alternative parts with documented functional and packaging differences.
Technical Context
The R5F51305ADFN#30 implements the RXv1 core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions - enabling ultra-compact code and single-cycle 32×32 multiply. Its clock system integrates HOCO (32 MHz ±1%), sub-clock (32.768 kHz), PLL, and CAC for frequency accuracy monitoring.
Peripheral coordination is managed via Event Link Controller (ELC), allowing timer-triggered A/D conversion or PWM updates without CPU intervention, while Data Transfer Controller (DTC) supports chain transfers across interrupt sources - critical for deterministic sensor acquisition and motor control loops in resource-constrained embedded systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 32 MHz max (50 DMIPS), 64-bit accumulator, single-cycle 32×32 multiply |
| Memory | 128 KB flash (no wait states @32 MHz), 16 KB SRAM, 8 KB data flash (1M erase cycles) |
| A/D Converter | 12-bit resolution, 17 input channels, 1.4 µs min conversion time, per-channel sampling time control |
| Timers & PWM | MTU2 ×6 channels (complementary PWM, phase counting), CMT ×2, TMR ×4, LPT ×1 (sub-clock driven) |
| Communication | SCIg ×3 channels (asynchronous/clock-sync/Smart Card), RIIC ×1 (400 kbps), RSPI ×1 (16 Mbps) |
| Power & Temp | 1.8–5.5 V supply, software standby current = 0.37 µA, wake-up time = 4.8 µs, –40°C to +85°C (D version) |
| Package | PLQP0080KB-B: 80-pin LFQFP, 12 × 12 mm, 0.5 mm pitch, lead-free, RoHS compliant |
Pinout & Package
Package: PLQP0080KB-B - 80-pin Low-Profile Quad Flat Package, 12 mm × 12 mm body, 0.5 mm pin pitch, exposed thermal pad, RoHS-compliant matte tin plating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual power domains: digital VCC/VSS and analog AVCC0/AVSS0 enable noise-isolated mixed-signal operation |
| XTAL / EXTAL | Main clock oscillator interface | Supports external crystal (1–20 MHz) or clock input; enables precise timing for RTC and communication baud rates |
| AN000–AN016 | Analog input channels | 17 dedicated A/D inputs with programmable sampling time - allows simultaneous conditioning of multi-sensor analog signals |
| DA0 / DA1 | Analog voltage outputs | 8-bit D/A converters referenced to AVCC0; used for biasing, calibration, or analog feedback in closed-loop systems |
| MTIOC0A–MTIOC3D | PWM/complementary output pins | 16 configurable waveform output pins across MTU2 channels - supports 3-phase motor drive with dead-time insertion |
| SCIg RXD1/TXD1, RXD5/TXD5, RXD6/TXD6 | Asynchronous serial I/O | Three independent SCIg channels with fine-adjustable baud rate (0–255/255) - enables concurrent UART debug, Modbus RTU, and host interface |
| RIIC SCL0/SDA0 | I²C bus interface | Open-drain I²C pins supporting fast-mode (400 kbps); compatible with SMBus for temperature, EEPROM, and sensor ICs |
| TS0–TS35 | Capacitive touch sensing electrodes | 36 dedicated CTSU pins supporting self-capacitance (36 keys) or mutual-capacitance (324-key matrix) - no external components required |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Safety Support | Integrated RAM test assistance, A/D self-diagnostic, clock accuracy measurement (CAC), and IWDT disconnection detection - reduces external safety component count |
| Low-Power Operation | Software standby mode draws only 0.37 µA with LPT running on sub-clock - enables battery-powered operation for >10 years in metering applications |
| Event-Driven Peripherals | ELC links 47 event sources (e.g., timer overflow → A/D trigger → DTC transfer) - eliminates polling and CPU wake-ups during sensor acquisition |
| Capacitive Touch Engine | On-die CTSU with hardware correlation engine and noise suppression - achieves >60 dB common-mode rejection without firmware filtering |
| Dual D/A Outputs | Independent 8-bit DACs with selectable reference (AVCC0 or internal) - supports dual-loop control (e.g., current + voltage regulation in power supplies) |
Applications
| Industrial Control Panel | Home Appliance HMI |
|---|---|
|
Use Scenario: Touch-enabled operator interface for HVAC controllers with real-time temperature logging and relay sequencing. IC Role / Device Role / Timing Role: Main system MCU handling capacitive touch decoding, 12-bit A/D monitoring of thermistors and current shunts, and RSPI-driven display refresh. Use Value: Integrated CTSU and 17-channel A/D eliminate external ADC and touch controller ICs, reducing BOM cost by $0.42/unit at 10k volume. |
Use Scenario: Smart washing machine control board managing motor phase commutation, water level sensing, and detergent dispensing. IC Role / Device Role / Timing Role: Real-time motor controller using MTU2 complementary PWM with dead-time insertion and synchronized A/D sampling of back-EMF. Use Value: Sub-5 µs wake-up from software standby enables rapid response to door-open interrupts while maintaining <1 µA average system current. |
| Energy Metering Module | Medical Diagnostic Sensor Hub |
|
Use Scenario: DIN-rail mounted electricity meter with isolated RS485 communication and tamper detection. IC Role / Device Role / Timing Role: System-on-chip performing metrology calculations (via DOC), RTC timestamping, and IEC60730 Class B compliance checks. Use Value: On-chip CRC calculator and CAC support certified firmware integrity verification - avoids external security co-processor. |
Use Scenario: Portable ECG front-end aggregating signals from 8 biopotential electrodes and ambient temperature compensation. IC Role / Device Role / Timing Role: Analog signal conditioner with 12-bit A/D (1.4 µs), dual D/A for electrode biasing, and I²C interface to Bluetooth SoC. Use Value: 5-V tolerant I/O and 1.8–5.5 V operation allow direct connection to legacy analog sensors without level-shifting circuitry. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F51305AGFN#30 | Same core, memory, and peripherals; rated for –40°C to +105°C (G grade) vs. D grade (–40°C to +85°C) | Required for under-hood automotive or high-ambient industrial environments where extended temperature operation is mandatory | Select R5F51305AGFN#30 when operating ambient exceeds +85°C; otherwise R5F51305ADFN#30 is optimal for cost-sensitive commercial designs |
| R5F51306BDFN#30 | 256 KB flash / 32 KB SRAM (vs. 128 KB / 16 KB); identical package, pinout, and peripheral set | Suitable for field-upgradable firmware with dual-bank flash or complex protocol stacks requiring larger code space | Choose R5F51306BDFN#30 if future firmware expansion or OTA update capability is required; R5F51305ADFN#30 suffices for fixed-function implementations |
Compared with R5F51305AGFN#30, the R5F51305ADFN#30 offers identical functionality at lower cost and reduced thermal margin - ideal for indoor industrial equipment. Against R5F51306BDFN#30, it trades flash/SRAM headroom for tighter BOM control and lower power in static applications.
Availability
R5F51305ADFN#30 is available at Aetrix Electronics and suitable for industrial control panels, home appliance HMIs, energy metering modules, and medical diagnostic sensor hubs requiring stable component supply, long-term lifecycle support, and RoHS-compliant manufacturing.
Supply support for R5F51305ADFN#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise applications.
The RX130 Group - including R5F51305ADFN#30 - was designed for cost-sensitive, low-power embedded systems requiring integrated analog peripherals, capacitive touch, and functional safety compliance without external support ICs.
FAQ
What is the maximum operating frequency and CPU performance of the R5F51305ADFN#30?
The R5F51305ADFN#30 operates at a maximum frequency of 32 MHz and delivers 50 DMIPS of processing performance. Its RXv1 32-bit CPU core features a 5-stage pipeline, variable-length instructions, and single-cycle 32×32 multiplication - enabling efficient execution of real-time control algorithms and communication stacks within the R5F51305ADFN#30's constrained power envelope.
Does the R5F51305ADFN#30 support IEC60730 Class B compliance out of the box?
Yes, the R5F51305ADFN#30 includes hardware-assisted IEC60730 Class B compliance features: RAM test assistance via DOC, A/D self-diagnostic and disconnection detection, clock frequency accuracy measurement (CAC), and independent watchdog timer (IWDT) with dedicated 15-kHz oscillator - all documented in the R5F51305ADFN#30 datasheet sections 28.3 and 29.4.
What package type and pin count does the R5F51305ADFN#30 use?
The R5F51305ADFN#30 uses the PLQP0080KB-B package: an 80-pin Low-Profile Quad Flat Package measuring 12 mm × 12 mm with 0.5 mm pitch, lead-free matte tin plating, and RoHS compliance. This matches the pinout and footprint of other RX130 Group members in the 80-pin variant, enabling design reuse across memory configurations.
How many capacitive touch channels does the R5F51305ADFN#30 support, and what methods are available?
The R5F51305ADFN#30 integrates a Capacitive Touch Sensing Unit (CTSUa) supporting up to 36 channels. It implements both self-capacitance (one pin per key, up to 36 keys) and mutual capacitance (matrix configuration, up to 324 keys with 36 pins) - all handled in hardware with built-in noise cancellation, eliminating the need for external touch controller ICs in the R5F51305ADFN#30 design.
What are the key low-power capabilities of the R5F51305ADFN#30?
The R5F51305ADFN#30 offers three low-power modes: sleep, deep sleep, and software standby. In software standby mode, it consumes just 0.37 µA while keeping the low-power timer (LPT) active on the 32.768 kHz sub-clock - with full wake-up in 4.8 µs. This enables ultra-low average current in battery-operated devices without sacrificing responsiveness, a core advantage of the R5F51305ADFN#30 over competing MCUs.
R5F51305ADFN#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-LQFP
- Series:
- RX130
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, LINbus, SCI, SPI
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 68
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 17x12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F51305ADFN#30 FAQ
1.How can I place an order for R5F51305ADFN#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F51305ADFN#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F51305ADFN#30 reliable?
The price and inventory of R5F51305ADFN#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F51305ADFN#30 is usually 5 days.
3.What payment methods are accepted for R5F51305ADFN#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F51305ADFN#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F51305ADFN#30?
R5F51305ADFN#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F51305ADFN#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F51305ADFN#30?
For technical support, including R5F51305ADFN#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F51305ADFN#30 requirements.
6.How does Aetrix verify that R5F51305ADFN#30 is sourced from the original manufacturer or authorized distributors?
All R5F51305ADFN#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F51305ADFN#30 meets industry standards.
7.What is the process for return or replacement of R5F51305ADFN#30?
All R5F51305ADFN#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F51305ADFN#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F51305ADFN#30 part is unused and in its original packaging.
Return procedure for R5F51305ADFN#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F51305ADFN#30 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
