My Inquiry
My Account
Renesas R5F51305ADFP#30
- Part No.:
- R5F51305ADFP#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F51305ADFP#30.pdf
- Description:
- IC MCU 32BIT 128KB FLSH 100LFQFP
- Quantity:
- Payment:
- Shipping:
Inventory:2,461
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F51305ADFP#30 from Renesas is a 32-bit RX130 Group microcontroller featuring a 32 MHz CPU core delivering 50 DMIPS, 128 KB on-chip flash memory, 16 KB SRAM, 8 KB data flash, 12-bit A/D converter with 17 channels, two 8-bit D/A outputs, capacitive touch sensing (36 channels), and integrated RTC, LPT, and IEC60730 safety support - deployed in industrial HMI and consumer appliance control systems.
For engineers reviewing the R5F51305ADFP#30 datasheet, R5F51305ADFP#30 pinout, R5F51305ADFP#30 application, or R5F51305ADFP#30 equivalent, key selection criteria include its 100-pin LFQFP package, 1.8–5.5 V single-supply operation, software standby current of 0.37 µA, 4.8 µs wake-up time, and ELC-driven low-power peripheral coordination without CPU intervention.
Technical Context
The R5F51305ADFP#30 implements a CISC Harvard-architecture RX CPU with 5-stage pipeline, variable-length instructions, and 64-bit accumulator for single-cycle 32×32 multiply-accumulate operations. It integrates an Event Link Controller (ELC) enabling direct hardware-triggered peripheral operation - such as MTU timer starts or A/D conversion triggers - while the CPU remains in deep sleep mode.
Its clock system includes a high-speed on-chip oscillator (32 MHz ±1%), sub-clock (32.768 kHz), PLL (4–8 MHz input), and dedicated IWDT oscillator (15 kHz), all managed via independent clock domains (ICLK, PCLKB, FCLK). The MCU supports IEC60730 Class B compliance through built-in self-test functions for RAM, A/D, clock accuracy (CAC), and IWDT.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard, 32 MHz max, 50 DMIPS, 64-bit accumulator |
| Memory | 128 KB flash (no wait states at 32 MHz), 16 KB SRAM, 8 KB data flash (1M erase cycles) |
| A/D Converter | 12-bit resolution, 17 input channels, 1.4 µs min conversion time, per-channel sampling time control |
| Low-Power Performance | 0.37 µA in software standby mode; 4.8 µs wake-up to full operation |
| Capacitive Touch | 36-channel CTSU supporting self-capacitance (36 keys) or mutual-capacitance (324-key matrix) |
| Safety Features | IEC60730-compliant self-diagnostic for A/D, RAM, clock accuracy (CAC), IWDT, and analog disconnection detection |
| Operating Range | 1.8–5.5 V supply; –40°C to +85°C ambient temperature (D-grade) |
Pinout & Package
Package: PLQP0100KB-B - 100-pin Low-Profile Quad Flat Package, 14 mm × 14 mm, 0.5 mm pitch, exposed pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual power/ground pairs ensure stable core and I/O rail decoupling; VCL requires 4.7 µF capacitor to VSS |
| XTAL / EXTAL | Main crystal oscillator interface | Supports external 1–20 MHz crystal or clock source; enables precise timing for RTC and communication peripherals |
| XCIN / XCOUT | Sub-clock oscillator interface | Connects 32.768 kHz crystal for RTC calendar mode and low-power timer (LPT) operation during standby |
| MTIOC0A–MTIOC5D | MTU2 timer I/O | 16-bit multi-function timer pins supporting PWM, input capture, phase counting, and complementary output for motor control |
| AN000–AN031 | Analog inputs | 17 dedicated A/D input pins (subset of AN000–AN031); support programmable sampling time and disconnection detection |
| DA0 / DA1 | D/A converter outputs | Two 8-bit voltage-output DACs (0 V to AVCC0), usable for sensor biasing or analog waveform generation |
| TS0–TS35 | Capacitive touch sense pins | All 36 CTSU channels available in 100-pin package; enable robust touch UI without external components |
| SCI0–SCI9 / SCI12 | Serial interfaces | 6× SCIg + 1× SCIh channels supporting UART, SPI, I²C, LIN, and smart card modes with ELC-triggered operation |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | Enables 47 event sources to trigger peripheral actions (e.g., A/D start, MTU reload) without CPU or interrupt overhead |
| Data Transfer Controller (DTC) | Hardware DMA with chain transfer support reduces CPU load during burst transfers (e.g., ADC-to-SRAM, SPI-to-memory) |
| Capacitive Touch Sensing Unit (CTSU) | Single-chip touch solution with noise immunity algorithms; supports both self- and mutual-capacitance configurations |
| IEC60730 Safety Support | Integrated diagnostic functions including RAM march test, A/D self-calibration, clock accuracy monitoring (CAC), and IWDT validation |
| Low-Power Timer (LPT) | 16-bit timer running from sub-clock or IWDT oscillator during software standby, enabling periodic wake-up at µA-level current |
Applications
| Home Appliance Control Panel | Industrial HMI Terminal |
|---|---|
Use Scenario: Touch-enabled front panel for washing machines, microwaves, or HVAC systems requiring reliable button detection and real-time status display. IC Role / Device Role / Timing Role: Main system controller executing UI logic, managing capacitive touch inputs, driving displays via SPI/I²C, and coordinating motor control via MTU2 PWM outputs. Use Value: Integrated CTSU eliminates external touch controllers; 0.37 µA standby current extends battery life in cordless remotes or backup-powered panels. | Use Scenario: Compact local operator interface for PLC-connected machinery, with LED indicators, push-button inputs, and serial diagnostics. IC Role / Device Role / Timing Role: Real-time coordinator between field I/O (via GPIO/ADC), human interface (touch/LED), and host PLC (via SCI/RSPI). Use Value: ELC-triggered ADC sampling and MTU waveform generation allow deterministic response under 5 µs wake-up latency, meeting industrial cycle-time requirements. |
| Smart Energy Meter Interface | White Goods Motor Supervision |
Use Scenario: Secondary controller in residential energy meters handling tamper detection, LCD refresh, and secure communication with metrology ICs. IC Role / Device Role / Timing Role: Secure peripheral manager interfacing with metrology IC via SPI, validating sensor inputs via A/D, and logging events using data flash. Use Value: 1M-cycle data flash enables decade-long event logging; IEC60730 diagnostics satisfy utility certification requirements for functional safety. | Use Scenario: Embedded motor supervisor in refrigerators or compressors monitoring current, temperature, and commutation timing. IC Role / Device Role / Timing Role: Real-time motor controller using dual A/D channels for current sensing, MTU2 for precise commutation timing, and D/A for analog feedback conditioning. Use Value: Double-trigger A/D mode captures synchronized current/voltage samples; 1.4 µs conversion enables >500 kHz sampling for FOC algorithms. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F51305AGFP#30 | Same core, memory, and peripherals; rated for –40°C to +105°C (G-grade) vs. –40°C to +85°C (D-grade) | Required for extended-temperature industrial environments (e.g., factory-floor HMIs, automotive cabin modules) | Select when operating ambient exceeds +85°C or long-term thermal stability is critical |
| R5F51306BDFP#30 | 256 KB flash / 32 KB SRAM (vs. 128 KB / 16 KB); identical package, pinout, and peripheral set | Suitable for firmware-rich applications needing larger code space (e.g., OTA update support, embedded web server) | Choose when future firmware expansion or dual-bank updates are required without PCB redesign |
Compared with R5F51305AGFP#30, the R5F51305ADFP#30 offers identical functionality at lower cost for standard-temperature deployments; versus R5F51306BDFP#30, it trades flash/SRAM capacity for reduced BOM cost where code size is constrained.
Availability
R5F51305ADFP#30 is available at Aetrix Electronics and suitable for home appliance control panels, industrial HMI terminals, smart energy meter interfaces, and white goods motor supervision requiring stable component supply across multi-year production cycles.
Supply support for R5F51305ADFP#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RX130 Group targets cost-sensitive, low-power embedded applications demanding rich analog integration, capacitive touch, and functional safety - designed specifically for appliance control, HMI, and sensor-edge nodes.
FAQ
What is the maximum operating frequency and core performance of the R5F51305ADFP#30?
The R5F51305ADFP#30 operates at a maximum frequency of 32 MHz and delivers 50 DMIPS of processing performance using its 32-bit RX CPU core. Its architecture supports single-cycle 32×32-bit multiplication with 64-bit accumulation, enabling efficient signal processing and motor control tasks within the R5F51305ADFP#30's resource constraints.
Does the R5F51305ADFP#30 support capacitive touch sensing, and how many channels are available?
Yes, the R5F51305ADFP#30 integrates a Capacitive Touch Sensing Unit (CTSU) supporting up to 36 channels in its 100-pin LFQFP package. It supports both self-capacitance (36 independent keys) and mutual-capacitance (matrix configuration up to 324 keys), with built-in noise suppression and automatic calibration - all implemented without external components in the R5F51305ADFP#30.
What low-power modes and current consumption values does the R5F51305ADFP#30 offer?
The R5F51305ADFP#30 provides three low-power modes: sleep, deep sleep, and software standby. In software standby mode, it draws just 0.37 µA while maintaining RTC and LPT operation, with a 4.8 µs recovery time to full 32 MHz operation. Its high-speed mode consumes 96 µA/MHz, optimized for energy-efficient execution in the R5F51305ADFP#30.
How does the Event Link Controller (ELC) enhance system efficiency in the R5F51305ADFP#30?
The ELC in the R5F51305ADFP#30 allows 47 internal event sources - such as timer overflows or external pin transitions - to directly trigger peripheral actions (e.g., A/D conversion start, MTU waveform reload) without CPU involvement or interrupt latency. This enables deterministic, ultra-low-latency responses and extends low-power operation by keeping the CPU asleep longer - a core capability of the R5F51305ADFP#30.
What IEC60730 safety features are implemented in the R5F51305ADFP#30?
The R5F51305ADFP#30 includes hardware-assisted IEC60730 Class B compliance features: RAM march test support via DOC, A/D self-diagnostic and analog input disconnection detection, clock frequency accuracy measurement (CAC), IWDT validation, and temperature sensor monitoring. These are integrated into the silicon and documented in Renesas' safety manual for the RX130 Group - essential for certified R5F51305ADFP#30 deployments.
R5F51305ADFP#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX130
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 88
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 24x12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F51305ADFP#30 FAQ
1.How can I place an order for R5F51305ADFP#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F51305ADFP#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F51305ADFP#30 reliable?
The price and inventory of R5F51305ADFP#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F51305ADFP#30 is usually 5 days.
3.What payment methods are accepted for R5F51305ADFP#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F51305ADFP#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F51305ADFP#30?
R5F51305ADFP#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F51305ADFP#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F51305ADFP#30?
For technical support, including R5F51305ADFP#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F51305ADFP#30 requirements.
6.How does Aetrix verify that R5F51305ADFP#30 is sourced from the original manufacturer or authorized distributors?
All R5F51305ADFP#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F51305ADFP#30 meets industry standards.
7.What is the process for return or replacement of R5F51305ADFP#30?
All R5F51305ADFP#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F51305ADFP#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F51305ADFP#30 part is unused and in its original packaging.
Return procedure for R5F51305ADFP#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F51305ADFP#30 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
