Renesas R5F51305AGFN#10
- Part No.:
- R5F51305AGFN#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
R5F51305AGFN#10.pdf
- Description:
- IC MCU 32BIT 128MB FLASH 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:952
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F51305AGFN#10 from Renesas is a 32-bit RX CPU-based microcontroller operating at up to 32 MHz (50 DMIPS), featuring 128 KB flash, 16 KB SRAM, 8 KB data flash, 12-bit A/D converter (17 channels), two 8-bit D/A outputs, capacitive touch sensing (36 channels), RTC, and IEC60730 compliance - deployed in industrial HMI and consumer appliance control systems.
For engineers reviewing the R5F51305AGFN#10 datasheet, R5F51305AGFN#10 pinout, R5F51305AGFN#10 application, or R5F51305AGFN#10 equivalent, key selection criteria include its 80-pin LFQFP package, –40°C to +105°C temperature grade, 1.8–5.5 V single-supply operation, software standby current of 0.37 µA, and integrated event link controller (ELC) for low-power peripheral coordination without CPU wake-up.
Technical Context
The R5F51305AGFN#10 implements the RXv1 core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code. It integrates a dedicated on-chip high-speed oscillator (32 MHz ±1%) and PLL for system clock generation, with independent clock domains for ICLK (CPU), PCLKB (peripherals), and FCLK (FlashIF), all configurable up to 32 MHz.
Its low-power architecture includes three modes - sleep, deep sleep, and software standby - with 4.8 µs wake-up time and LPT running on sub-clock during standby. The ELC enables direct inter-module triggering (e.g., timer → A/D start), while DTC supports chain transfers across four interrupt sources without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 5-stage pipeline, 50 DMIPS @ 32 MHz |
| Max Operating Frequency | 32 MHz with no wait states on flash/SRAM access |
| Memory | 128 KB on-chip flash, 16 KB SRAM, 8 KB data flash (1M erase cycles) |
| A/D Converter | 12-bit resolution, 17 input channels, 1.4 µs conversion time @ 32 MHz ADCLK |
| D/A Converter | Two 8-bit channels, output range 0 V to AVCC0 |
| Capacitive Touch | 36-channel CTSU supporting self-capacitance (36 keys) or mutual-capacitance (324 keys) |
| Operating Temp | –40°C to +105°C (G-grade), qualified for extended industrial environments |
| Supply Voltage | Single 1.8–5.5 V rail; 96 µA/MHz active current, 0.37 µA software standby current |
Pinout & Package
Package: 80-pin LFQFP (PLQP0080KB-B), 12 × 12 mm, 0.5 mm pitch, exposed pad not specified.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual power/ground pairs ensure stable core and I/O rail decoupling; VCL requires external 4.7 µF capacitor |
| XTAL / EXTAL | Main crystal oscillator interface | Supports external crystals up to 20 MHz or direct clock input; enables precise timing for RTC and communication |
| XCIN / XCOUT | Sub-clock oscillator | 32.768 kHz crystal connection for RTC calendar mode and low-power timer operation |
| MTIOC0A–MTIOC4D | MTU2 waveform I/O | Six 16-bit timer channels support complementary PWM, phase counting, and A/D trigger generation |
| AN000–AN031 | A/D analog inputs | 17 dedicated pins (AN000–AN007, AN016–AN031); sampling time programmable per channel |
| DA0 / DA1 | D/A analog outputs | Two buffered 8-bit voltage outputs referenced to AVCC0/AVSS0; used for sensor biasing or analog control |
| TS0–TS35 | Capacitive touch sense pins | 36 dedicated CTSU pins; support matrix scanning up to 324 keys with noise immunity features |
| SCI0–SCI9 / SCI12 | Serial interfaces | Seven SCI channels (6× SCIg + 1× SCIh) support UART, SPI, I²C, LIN, and smart card protocols |
| RSPIA | Serial peripheral interface | One full-duplex RSPI master/slave port with 128-bit TX/RX buffers and 16 Mbps max transfer rate |
| RES# | Active-low reset input | Asynchronous hardware reset; supports power-on reset, LVD, IWDT, and software-initiated reset |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Class B Support | Integrated self-test functions for A/D, clock accuracy (CAC), IWDT, RAM (via DOC), and analog disconnection detection |
| Event Link Controller (ELC) | 47 event sources directly trigger peripheral operations (e.g., MTU → A/D start) without CPU or interrupt latency |
| Background Operation (BGO) | Data flash programming/erasing proceeds concurrently with code execution, enabling seamless firmware updates |
| Dual Clock Domains | Independent ICLK (CPU), PCLKB (peripherals), and FCLK (FlashIF) allow dynamic power/performance scaling |
| Low-Power Timer (LPT) | 16-bit counter running on sub-clock or IWDTCLK during software standby, enabling periodic wake-up at µA-level current |
| Capacitive Touch Sensing Unit | Hardware-accelerated CTSU with built-in noise cancellation, auto-calibration, and 36-pin scan capability |
Applications
| Home Appliance Control Panel | Industrial HMI Terminal |
|---|---|
Use Scenario: Touch-enabled front panel for washing machines, microwaves, or HVAC systems requiring reliable button detection under varying humidity and ESD stress. IC Role / Device Role / Timing Role: Primary MCU executing UI logic, managing capacitive touch decoding, driving LED indicators, and communicating via SCI/I²C to motor controllers and sensors. Use Value: Integrated CTSU eliminates external touch controller; 105°C rating ensures reliability near heat-generating components; IEC60730 compliance simplifies safety certification. | Use Scenario: Compact operator interface in PLC-connected machinery, monitoring status, accepting commands, and logging events in factory-floor environments. IC Role / Device Role / Timing Role: Real-time controller interfacing with RSPI-connected displays, SCI-linked fieldbus nodes, and A/D-monitored analog sensors (temperature, pressure). Use Value: Dual 8-bit D/A outputs enable analog setpoint generation; 0.37 µA standby current extends battery backup runtime; ELC reduces CPU load during sensor polling cycles. |
| Smart Thermostat Node | Medical Patient Monitor Interface |
Use Scenario: Battery-powered wireless thermostat with ambient temperature sensing, display backlight control, and BLE co-processor interface. IC Role / Device Role / Timing Role: System manager handling temperature sensor (via A/D), RTC-based scheduling, capacitive touch navigation, and low-power wake-up via LPT or external interrupt. Use Value: 4.8 µs wake-up from software standby minimizes response latency; 1.8 V minimum supply enables direct coin-cell operation with boost regulation. | Use Scenario: Front-panel interface for bedside monitors requiring ESD-hardened touch, real-time vital sign display, and alarm-triggered audio feedback. IC Role / Device Role / Timing Role: Safety-critical UI processor performing touch validation, RTC timestamping of alarms, D/A-driven buzzer tone generation, and CRC-protected data logging. Use Value: Built-in CRC calculator secures stored patient data; comparator B validates sensor signal integrity; IEC60730 diagnostic coverage meets IEC62304 requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F51305ADFN#30 | Same RX130 core, identical memory (128 KB flash/16 KB SRAM), but rated for –40°C to +85°C (D-grade) | Not qualified for high-temperature industrial enclosures or under-hood automotive proximity | Select R5F51305ADFN#30 only if ambient operating temperature remains ≤+85°C and cost sensitivity outweighs thermal margin needs. |
| R5F51306BGFP#30 | Higher memory (256 KB flash/32 KB SRAM), 100-pin LFQFP, adds RTC and REMC support absent in R5F51305AGFN#10 | Enables more complex UI logic, longer firmware storage, and IR remote integration - unsuitable where pin count or footprint is constrained | Choose R5F51306BGFP#30 when expanding feature set beyond touch/UI into time-stamped logging or remote control, and PCB layout allows 100-pin footprint. |
Compared with R5F51305ADFN#30, the R5F51305AGFN#10 provides extended temperature resilience without memory or peripheral trade-offs; versus R5F51306BGFP#30, it delivers optimal cost/size balance for thermally demanding but functionally focused touch-control applications.
Availability
R5F51305AGFN#10 is available at Aetrix Electronics and suitable for industrial HMI, home appliance control panels, and smart thermostat nodes requiring stable component supply, extended temperature operation, and IEC60730-certifiable firmware execution.
Supply support for R5F51305AGFN#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RX130 Group targets cost-sensitive, safety-aware embedded applications requiring robust touch interfaces, low-power operation, and functional safety support - designed specifically for appliances, building controls, and portable medical devices.
FAQ
What is the maximum operating frequency and associated performance of the R5F51305AGFN#10?
The R5F51305AGFN#10 operates at a maximum frequency of 32 MHz, delivering 50 DMIPS performance. Its RXv1 CPU core achieves this with a 5-stage pipeline, zero-wait-state flash access, and single-cycle instruction execution for many basic operations. This frequency is sustained across the full 1.8–5.5 V supply range, with voltage-dependent scaling: 8 MHz at 1.8–2.4 V, 16 MHz at 2.4–2.7 V, and 32 MHz above 2.7 V. The R5F51305AGFN#10 maintains this performance while supporting simultaneous peripheral operation including A/D conversion, touch sensing, and serial communications.
Does the R5F51305AGFN#10 support IEC60730 Class B compliance, and which built-in features enable it?
Yes, the R5F51305AGFN#10 includes hardware-assisted IEC60730 Class B compliance features. These include self-diagnostic routines for the A/D converter (including analog input disconnection detection), clock frequency accuracy measurement circuit (CAC), independent watchdog timer (IWDT), and RAM test assistance using the data operation circuit (DOC). It also provides dedicated error-checking logic for the RTC and supports CRC calculation for data integrity verification. These features are documented in the R01DS0273EJ0300 datasheet and reduce external component count and firmware development effort for safety-critical applications. The R5F51305AGFN#10 implements these diagnostics without requiring external supervision.
What are the capacitive touch sensing capabilities of the R5F51305AGFN#10, and how many keys can it support?
The R5F51305AGFN#10 integrates a dedicated Capacitive Touch Sensing Unit (CTSUa) supporting up to 36 physical sense pins (TS0–TS35). In self-capacitance mode, each pin serves one key, enabling up to 36 independent touch buttons. In mutual-capacitance matrix mode, it supports configurations up to 36 rows × 9 columns (324 keys) using shared scan lines. The unit includes hardware acceleration for noise cancellation, automatic baseline adjustment, and threshold calibration - all executed without CPU intervention. This capability is fully functional in the R5F51305AGFN#10's 80-pin LFQFP package, matching the specification for the RX130 Group's 80-pin variants.
What low-power modes does the R5F51305AGFN#10 support, and what is its lowest achievable current draw?
The R5F51305AGFN#10 supports three low-power modes: Sleep, Deep Sleep, and Software Standby. In Software Standby mode - the deepest state - it draws just 0.37 µA while retaining SRAM content and enabling wake-up via LPT timeout, external interrupt, or RTC alarm. Recovery time from this mode is 4.8 µs. The Low Power Timer (LPT) continues operating using the sub-clock or IWDT-dedicated oscillator, allowing periodic wake-up without full CPU activation. This ultra-low current is measured at VCC = 3.3 V and TA = 25°C, and remains valid across the full –40°C to +105°C operating range of the R5F51305AGFN#10.
Which communication interfaces are available on the R5F51305AGFN#10, and how many channels does each support?
The R5F51305AGFN#10 provides seven serial communication channels: six SCIg (SCI0, SCI1, SCI5, SCI6, SCI8, SCI9) and one SCIh (SCI12), plus one I²C bus interface (RIICa) and one Serial Peripheral Interface (RSPIa). The SCI modules support asynchronous, clock-synchronous, smart card, and LIN protocols; RIICa operates up to 400 kbps in master/slave mode; RSPIa achieves up to 16 Mbps with 128-bit buffers. Notably, the R5F51305AGFN#10 omits the Remote Control Signal Receiver (REMC) present in 100-pin variants, consistent with its 80-pin package configuration per Table 1.2 of the datasheet.
R5F51305AGFN#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-LQFP
- Series:
- RX130
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, LINbus, SCI, SPI
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 68
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 17x12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F51305AGFN#10 FAQ
1.How can I place an order for R5F51305AGFN#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F51305AGFN#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F51305AGFN#10 reliable?
The price and inventory of R5F51305AGFN#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F51305AGFN#10 is usually 5 days.
3.What payment methods are accepted for R5F51305AGFN#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F51305AGFN#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F51305AGFN#10?
R5F51305AGFN#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F51305AGFN#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F51305AGFN#10?
For technical support, including R5F51305AGFN#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F51305AGFN#10 requirements.
6.How does Aetrix verify that R5F51305AGFN#10 is sourced from the original manufacturer or authorized distributors?
All R5F51305AGFN#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F51305AGFN#10 meets industry standards.
7.What is the process for return or replacement of R5F51305AGFN#10?
All R5F51305AGFN#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F51305AGFN#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F51305AGFN#10 part is unused and in its original packaging.
Return procedure for R5F51305AGFN#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F51305AGFN#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

