Renesas R5F51305BDFP#30
- Part No.:
- R5F51305BDFP#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F51305BDFP#30.pdf
- Description:
- IC MCU 32BIT 128KB FLSH 100LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:627
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F51305BDFP#30 from Renesas is a 32-bit RX CPU-based microcontroller operating at up to 32 MHz (50 DMIPS), featuring 128 KB on-chip flash, 16 KB SRAM, 8 KB data flash, 12-bit A/D converter (17 channels), dual 8-bit D/A outputs, capacitive touch sensing (36 channels), and IEC60730-compliant safety functions - deployed in industrial control panels requiring low-power operation and embedded touch interfaces.
For engineers reviewing the R5F51305BDFP#30 datasheet, R5F51305BDFP#30 pinout, R5F51305BDFP#30 application, or R5F51305BDFP#30 equivalent, key selection criteria include its 100-pin LFQFP package, 1.8–5.5 V single-supply operation, software standby current of 0.37 µA, 4.8 µs wake-up time, and integrated RTC with calendar mode.
Technical Context
The R5F51305BDFP#30 implements the RXv1 core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code. It integrates an Event Link Controller (ELC) that enables direct module-to-module triggering without CPU intervention - critical for deterministic low-power sensor node operation.
Its clock system includes independent high-speed (32 MHz ±1%) and low-speed (15 kHz IWDT-dedicated) on-chip oscillators, plus PLL, sub-clock (32.768 kHz), and main oscillator inputs - all managed via the Clock Frequency Accuracy Measurement Circuit (CAC) for IEC60730 compliance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 5-stage pipeline, 50 DMIPS @ 32 MHz |
| Max Operating Frequency | 32 MHz - enables real-time motor control loop execution within 31.25 ns instruction cycle |
| Memory | 128 KB flash (no wait states), 16 KB SRAM, 8 KB data flash (1M erase/program cycles) |
| A/D Converter | 12-bit, 17-channel, 1.4 µs conversion time - supports fast sampling for closed-loop feedback |
| D/A Converter | 2 × 8-bit outputs - provides analog setpoint generation for actuator control |
| Low-Power Modes | Software standby (0.37 µA), deep sleep, sleep - with 4.8 µs wake-up from standby |
| Operating Voltage | 1.8 V to 5.5 V - allows direct interface with 3.3 V and 5 V peripherals without level shifters |
| Temperature Range | –40°C to +85°C - qualified for industrial ambient environments |
Pinout & Package
Package: PLQP0100KB-B - 100-pin Low-Profile Quad Flat Package, 14 mm × 14 mm, 0.5 mm pitch, exposed pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual power domains: digital (VCC/VSS) and analog (AVCC0/AVSS0) - require separate decoupling for noise-sensitive ADC/DAC operation |
| XTAL / EXTAL | Main clock oscillator interface | Supports external crystal up to 20 MHz or direct clock input - essential for precise timing in communication protocols |
| AN000–AN015, AN016–AN031 | Analog input channels | 17 dedicated A/D inputs - mapped across multiple ports to enable flexible PCB routing for multi-sensor systems |
| DA0 / DA1 | Analog output | Two buffered 8-bit voltage outputs - usable for biasing sensors or generating reference voltages |
| MTIOC0A–MTIOC4D | PWM/complementary output | 24-channel MTU2 waveform I/O - supports 3-phase motor drive with dead-time control via POE2# pins |
| TS0–TS35 | Capacitive touch sense | 36 dedicated CTSU pins - enables full-button matrix or slider implementation without external IC |
| SCI0–SCI9, SCI12 | Serial interface I/O | 7 SCI channels (asynchronous/clock-sync/I²C/SPI modes) - supports concurrent UART debug, I²C sensor bus, and SPI display interface |
| RES# | Active-low reset | Asynchronous hardware reset pin - must be held low ≥100 ns for reliable initialization |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Safety Support | Integrated self-test for ADC, clock accuracy (CAC), IWDT, RAM (via DOC), and analog disconnection detection - reduces external safety component count |
| Event Link Controller (ELC) | 47 event sources trigger peripheral modules directly - eliminates interrupt latency and CPU load in sensor-triggered actions |
| Capacitive Touch Unit (CTSU) | Self- and mutual-capacitance modes support up to 324 keys - enables robust touch HMI on single-chip without external controller |
| Background Operation (BGO) | Data flash programming/erasing while CPU executes code - enables seamless firmware updates without halting real-time tasks |
| Low-Power Timer (LPT) | 16-bit timer running from sub-clock during software standby - provides periodic wake-up for sensor polling at µA-level power |
| Dual D/A Outputs | Independent 8-bit voltage outputs referenced to AVCC0 - suitable for analog control signals in PLC I/O modules |
Applications
| Industrial Control Panel | Smart Appliance HMI |
|---|---|
Use Scenario: Embedded controller in HVAC control panel managing temperature sensing, relay actuation, and user touch interface. IC Role / Device Role / Timing Role: Central MCU executing PID loops, driving relays via GPIO, scanning capacitive buttons, and maintaining RTC calendar. Use Value: Integrated 17-channel ADC, 36-pin CTSU, and 2× DAC eliminate external signal conditioning and touch controller - reducing BOM cost and board area. | Use Scenario: Main controller in washing machine UI handling button press detection, motor speed control, and status LED dimming. IC Role / Device Role / Timing Role: Real-time task scheduler with MTU2 PWM for BLDC motor commutation and CTSU for waterproof touch overlay. Use Value: 4.8 µs wake-up from 0.37 µA standby enables rapid response to door-open interrupts while meeting energy star standby requirements. |
| Energy Monitoring Gateway | Medical Diagnostic Device |
Use Scenario: Sub-metering node collecting current/voltage samples via shunt resistors and transmitting via RSPI to wireless module. IC Role / Device Role / Timing Role: High-precision analog front-end with 12-bit ADC (1.4 µs conversion), CRC calculator for data integrity, and RSPI master for secure sensor interface. Use Value: On-chip 8 KB data flash stores calibration coefficients and event logs with 1M endurance - avoids external EEPROM. | Use Scenario: Portable blood glucose meter requiring low-power operation, analog sensor interfacing, and tamper-resistant firmware updates. IC Role / Device Role / Timing Role: Safety-certified controller performing ADC acquisition, self-diagnostic checks (IEC60730), and secure OTA update via background data flash programming. Use Value: Integrated CAC, IWDT, and RAM test assistance meet Class B safety requirements - eliminating need for external watchdog or diagnostic ICs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F51305ADFP#30 | Same package and memory (128 KB flash/16 KB RAM), but chip version A - functionally identical per Renesas note; no longer accepted for new orders. | Identical peripheral set and pinout - suitable only for legacy design continuity where A-version stock exists. | Select R5F51305BDFP#30 for all new designs; A-version is obsolete per manufacturer notice. |
| R5F51306BDFP#30 | 256 KB flash, 32 KB RAM, same 100-pin LFQFP - otherwise identical peripheral complement and electrical specs. | Preferred when future firmware expansion or larger bootloader space is required without changing PCB layout. | Choose R5F51306BDFP#30 if >128 KB code space is anticipated; pin-compatible upgrade path with no hardware changes. |
Compared with R5F51305ADFP#30 (obsolete A-version) and R5F51306BDFP#30 (256 KB variant), the R5F51305BDFP#30 delivers optimal balance of cost, footprint, and feature set for mid-complexity industrial HMI and sensor nodes - offering full RX130 peripheral integration without over-provisioning memory.
Availability
R5F51305BDFP#30 is available at Aetrix Electronics and suitable for industrial control panels, smart appliance HMIs, energy monitoring gateways, and portable medical devices requiring stable component supply and long-term lifecycle support.
Supply support for R5F51305BDFP#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX130 Group is designed for cost-sensitive, low-power embedded applications demanding rich analog integration, capacitive touch, functional safety, and real-time performance - targeting industrial HMIs and white goods.
FAQ
What is the maximum operating frequency and CPU performance of the R5F51305BDFP#30?
The R5F51305BDFP#30 operates at a maximum frequency of 32 MHz and delivers 50 DMIPS of processing performance using the 32-bit RXv1 CPU core. Its 5-stage pipeline, variable-length instruction set, and on-chip multiplier/divider enable efficient execution of real-time control algorithms. The R5F51305BDFP#30 achieves this performance across its full 1.8–5.5 V supply range, with no wait states on flash access.
Does the R5F51305BDFP#30 support IEC60730 functional safety compliance?
Yes, the R5F51305BDFP#30 includes dedicated hardware features for IEC60730 Class B compliance, including self-diagnostic functions for the A/D converter, clock frequency accuracy measurement circuit (CAC), independent watchdog timer (IWDT), and RAM test assistance via the Data Operation Circuit (DOC). These capabilities are documented in the R01DS0273EJ0300 datasheet and reduce external safety component requirements. The R5F51305BDFP#30 itself is not certified, but provides the necessary building blocks for system-level certification.
What package type and pin count does the R5F51305BDFP#30 use?
The R5F51305BDFP#30 uses the PLQP0100KB-B package: a 100-pin Low-Profile Quad Flat Package measuring 14 mm × 14 mm with 0.5 mm pitch and an exposed thermal pad. This package is pin-compatible with other RX130 Group members in the 100-pin variant, enabling scalable design across memory configurations. The R5F51305BDFP#30's pin functions - including 36 CTSU channels, 17 ADC inputs, and 24 MTU2 waveform I/O - are fully defined in the datasheet's Pin Functions table.
How much on-chip memory does the R5F51305BDFP#30 include?
The R5F51305BDFP#30 integrates 128 KB of on-chip flash memory (with no wait states at 32 MHz), 16 KB of SRAM, and 8 KB of data flash rated for 1,000,000 program/erase cycles. The flash supports in-system programming at 1.8 V, and the data flash enables background operation (BGO) for concurrent code execution and firmware updates. All memory blocks are accessible without external components, and the R5F51305BDFP#30's memory map is linear and unified per the RX architecture.
What communication interfaces are available on the R5F51305BDFP#30?
The R5F51305BDFP#30 provides seven Serial Communications Interface (SCI) channels (SCI0,1,5,6,8,9,12), one I²C bus interface (RIIC), one Serial Peripheral Interface (RSPI), and supports Simple I²C/SPI modes on SCI channels. It also includes an Event Link Controller (ELC) for hardware-triggered transfers. These interfaces operate concurrently - for example, SCI0 for debug, RIIC for sensor communication, and RSPI for display driver - all managed without CPU overhead via ELC and DTC. The R5F51305BDFP#30 does not include CAN or Ethernet peripherals.
R5F51305BDFP#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX130
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, LINbus, SCI, SPI
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 88
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 24x12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F51305BDFP#30 FAQ
1.How can I place an order for R5F51305BDFP#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F51305BDFP#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F51305BDFP#30 reliable?
The price and inventory of R5F51305BDFP#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F51305BDFP#30 is usually 5 days.
3.What payment methods are accepted for R5F51305BDFP#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F51305BDFP#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F51305BDFP#30?
R5F51305BDFP#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F51305BDFP#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F51305BDFP#30?
For technical support, including R5F51305BDFP#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F51305BDFP#30 requirements.
6.How does Aetrix verify that R5F51305BDFP#30 is sourced from the original manufacturer or authorized distributors?
All R5F51305BDFP#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F51305BDFP#30 meets industry standards.
7.What is the process for return or replacement of R5F51305BDFP#30?
All R5F51305BDFP#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F51305BDFP#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F51305BDFP#30 part is unused and in its original packaging.
Return procedure for R5F51305BDFP#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F51305BDFP#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

