Renesas R5F51306BDFM#30
- Part No.:
- R5F51306BDFM#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F51306BDFM#30.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 64LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,859
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F51306BDFM#30 from Renesas is a 32-bit RX CPU-based microcontroller with 256 KB on-chip flash, 32 KB SRAM, and 8 KB data flash, operating at up to 32 MHz (50 DMIPS), supporting IEC60730-compliant industrial control in 10–105°C ambient. It integrates a 12-bit A/D converter (17 channels, 1.4 µs conversion), dual 8-bit D/A outputs, capacitive touch sensing (32 keys), RTC, and low-power software standby mode (0.37 µA).
For engineers reviewing the R5F51306BDFM#30 datasheet, R5F51306BDFM#30 pinout, R5F51306BDFM#30 application, or R5F51306BDFM#30 equivalent, key selection criteria include its 64-pin LFQFP (PLQP0064KB-C) package, 32 MHz max frequency under 2.7–5.5 V supply, 17-channel ADC with disconnection detection, and ELC-triggered peripheral operation without CPU wake-up.
Technical Context
The R5F51306BDFM#30 implements the RXv1 core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions-enabling ultra-compact code and single-cycle 32×32 multiply. Its clock system includes HOCO (32 MHz ±1%), sub-clock (32.768 kHz), PLL, and dedicated IWDT oscillator (15 kHz), with independent ICLK/PCLK/FCLK domains for CPU, peripherals, and FlashIF.
Peripheral integration centers on event-driven autonomy: the Event Link Controller (ELC) enables 47 event sources-including MTU, RTC, and REMC-to trigger module actions (e.g., ADC start, PWM update) while the CPU remains in deep sleep. The Data Transfer Controller (DTC) supports chain transfer across four modes, activated by interrupts without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 5-stage pipeline, 50 DMIPS @ 32 MHz |
| Max Operating Frequency | 32 MHz (requires VCC ≥ 2.7 V); 16 MHz @ 2.4–2.7 V; 8 MHz @ 1.8–2.4 V |
| Memory | 256 KB flash (no wait states), 32 KB SRAM, 8 KB data flash (1M erase cycles) |
| A/D Converter | 12-bit resolution, 17 input channels, 1.4 µs min conversion time, per-channel sampling time control |
| Low-Power Modes | Software standby (0.37 µA), deep sleep, sleep; LPT runs in standby with 4.8 µs wake-up |
| Capacitive Touch | CTSU supports 32-key self-capacitance configuration (64-pin package limit) |
| Operating Temperature | –40°C to +85°C (D-grade); qualified for industrial environments |
Pinout & Package
R5F51306BDFM#30 is housed in a 64-pin LFQFP package (PLQP0064KB-C), 10 × 10 mm, 0.5 mm pitch, with exposed pad for thermal management. Pin functions are validated per Renesas R01DS0273EJ0300 Rev.3.00, Table 1.4 and Figure 1.5 (64-pin assignment).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power / Ground | Dual power domains: digital (VCC/VSS) and analog (AVCC0/AVSS0/VREFH0/VREFL0) |
| XTAL / EXTAL | Main Clock Input | Supports external crystal (1–20 MHz) or clock source; required for precise timing |
| XCIN / XCOUT | Sub-clock Oscillator | 32.768 kHz crystal interface for RTC calendar mode and LPT operation |
| MTIOC0A–MTIOC3D | PWM / Capture Outputs | 16-bit MTU2 channels support complementary PWM, phase counting, and ADC trigger generation |
| AN000–AN016 | Analog Inputs | 17 dedicated ADC input pins; each configurable for sampling time and disconnection detection |
| DA0 / DA1 | Analog Outputs | 8-bit voltage-output DACs (0–AVCC0), usable for sensor biasing or reference generation |
| TS0–TS31 | Touch Sensing Pins | 32 CTSU electrode pins (self-capacitance mode); TSCAP decoupling required for stability |
| SCI0–SCI9 / SCI12 | Serial Interfaces | Up to 7 SCI channels (asynchronous/clock-sync/I²C/SPI); SCI12 adds LIN protocol support |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Compliance Support | Integrated self-test aids: RAM test via DOC, A/D disconnection detection, CAC clock accuracy monitoring, IWDT diagnostics |
| Event-Driven Peripheral Operation | ELC links 47 event sources (e.g., timer overflow, GPIO edge) to module triggers-enabling CPU-free state transitions |
| Background Data Flash Programming | BGO allows concurrent code execution while erasing/programming 8 KB data flash (1M cycle endurance) |
| Dual Independent Watchdog Timers | IWDT (15 kHz dedicated oscillator) + WDT (PCLK-derived); both support windowed operation and reset/interrupt output |
| Flexible Clock Domain Control | Independent ICLK (CPU/system), PCLKB (peripherals), FCLK (FlashIF); ICLK = PCLKB × {1,2,4,8,16,32,64} |
Applications
| Home Appliance Control | Industrial Sensor Node |
|---|---|
|
Use Scenario: Smart washing machine main control unit managing motor drive, water level sensing, and UI touch panel. IC Role / Device Role / Timing Role: Primary MCU executing real-time motor commutation, ADC sampling of pressure/temperature sensors, and CTSU-based button detection. Use Value: Integrated 17-channel ADC with per-channel sampling control and 32-key CTSU eliminates external touch controller; ELC-triggered PWM updates reduce CPU load during spin cycles. |
Use Scenario: Battery-powered wireless temperature/humidity node with local logging and BLE gateway interface. IC Role / Device Role / Timing Role: System controller acquiring analog sensor data, performing CRC integrity checks, and managing low-power sleep/wake cycles. Use Value: Software standby current of 0.37 µA extends battery life; LPT-driven periodic wake-up ensures accurate 1-second sampling intervals without CPU involvement. |
| Medical Diagnostic Device | Building Automation Panel |
|
Use Scenario: Portable blood glucose meter requiring safety-certified firmware execution and analog signal conditioning. IC Role / Device Role / Timing Role: Safety-critical MCU running IEC60730 Class B self-tests, digitizing electrochemical sensor output, and driving LCD display. Use Value: On-chip CAC validates clock accuracy; A/D self-diagnostic and disconnection detection meet fault-detection requirements; 256 KB flash accommodates dual-bank firmware updates. |
Use Scenario: HVAC control panel with touch UI, relay drivers, and RS-485 communication to building management systems. IC Role / Device Role / Timing Role: Central controller handling capacitive touch input, 8-bit DAC-based actuator references, and SCI-driven Modbus RTU protocol stack. Use Value: Dual 8-bit DACs provide programmable voltage references for valve position control; 64-pin package offers sufficient GPIO for LED indicators, relays, and bus transceivers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F51306ADFM#30 | Same package and memory (256 KB/32 KB), but chip version A (obsolete; no spec difference per Renesas note) | Identical functional capability; not accepted for new designs per Renesas documentation | Select R5F51306BDFM#30 for new designs; R5F51306ADFM#30 only for legacy replacement |
| R5F51305BDFM#30 | Reduced memory: 128 KB flash / 16 KB SRAM; same 64-pin LFQFP and peripheral set | Suitable for cost-sensitive applications with smaller firmware footprint and fewer data buffers | Choose when application fits within 128 KB code space and requires lower BOM cost without sacrificing I/O or peripheral count |
Compared with R5F51306BDFM#30, R5F51306ADFM#30 offers identical performance but lacks long-term supply assurance, while R5F51305BDFM#30 trades flash/SRAM capacity for lower unit cost-making it viable where firmware size and runtime data storage are constrained.
Availability
R5F51306BDFM#30 is available at Aetrix Electronics and suitable for industrial control panels, home appliance mainboards, and medical diagnostic devices requiring stable component supply, extended temperature operation, and IEC60730 compliance support.
Supply support for R5F51306BDFM#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RX130 Group targets cost-sensitive, safety-aware industrial and consumer applications-delivering high-efficiency 32-bit processing, integrated analog peripherals, and hardware-assisted functional safety features.
FAQ
What is the maximum operating frequency of the R5F51306BDFM#30 and what supply voltage is required?
The R5F51306BDFM#30 achieves a maximum operating frequency of 32 MHz, which requires a supply voltage of 2.7 V to 5.5 V. At 2.4–2.7 V, the max frequency is 16 MHz; at 1.8–2.4 V, it is limited to 8 MHz. This voltage-frequency scaling ensures reliable operation across wide input ranges while maintaining 50 DMIPS performance at full speed. The R5F51306BDFM#30 uses an internal high-speed on-chip oscillator (HOCO) calibrated to ±1% at 32 MHz.
Does the R5F51306BDFM#30 support capacitive touch sensing, and how many keys can it handle in the 64-pin package?
Yes, the R5F51306BDFM#30 integrates a Capacitive Touch Sensing Unit (CTSU) supporting up to 32 keys in self-capacitance mode for the 64-pin LFQFP package (PLQP0064KB-C). This is confirmed in Table 1.2 of the datasheet, which specifies "32 channels" for CTSU in 64-pin variants. The R5F51306BDFM#30 requires external decoupling on TSCAP (10 nF to VSS) and supports automatic calibration and noise immunity features essential for robust front-panel interfaces.
What low-power modes does the R5F51306BDFM#30 offer, and what is the current consumption in software standby mode?
The R5F51306BDFM#30 provides three low-power modes: sleep, deep sleep, and software standby. In software standby mode, supply current is 0.37 µA (typical) with the low-power timer (LPT) active-enabling periodic wake-up without CPU involvement. Recovery time from this state is 4.8 µs. The R5F51306BDFM#30 also supports module stop control and operating power modes (high/middle/low speed) to further optimize energy use across varying workload demands.
How many A/D converter channels does the R5F51306BDFM#30 have, and what is the minimum conversion time?
The R5F51306BDFM#30 features a 12-bit A/D converter with 17 input channels in the 64-pin package, as specified in Table 1.2. Minimum conversion time is 1.4 µs per channel when the ADCLK runs at 32 MHz. Each channel supports individually configurable sampling time, and the converter includes disconnection detection, self-diagnostic, and double-trigger (data duplication) functions-critical for motor control and safety applications. The R5F51306BDFM#30 routes these inputs to dedicated ANxx pins with dedicated reference voltage pins (VREFH0/VREFL0).
Is the R5F51306BDFM#30 pin-compatible with other members of the RX130 Group, such as the R5F51305BDFM#30?
Yes, the R5F51306BDFM#30 is pin-compatible with the R5F51305BDFM#30 and other 64-pin RX130 variants (e.g., R5F51307BDFM#30) in the PLQP0064KB-C package. All share identical pin assignments, electrical characteristics, and peripheral mapping-enabling scalable design reuse. The R5F51306BDFM#30 differs only in flash (256 KB vs. 128 KB) and SRAM (32 KB vs. 16 KB) capacity; no PCB changes are needed when migrating between these parts for firmware optimization or feature expansion.
R5F51306BDFM#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX130
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- I2C, LINbus, SCI, SPI
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 52
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 14x12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F51306BDFM#30 FAQ
1.How can I place an order for R5F51306BDFM#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F51306BDFM#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F51306BDFM#30 reliable?
The price and inventory of R5F51306BDFM#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F51306BDFM#30 is usually 5 days.
3.What payment methods are accepted for R5F51306BDFM#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F51306BDFM#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F51306BDFM#30?
R5F51306BDFM#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F51306BDFM#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F51306BDFM#30?
For technical support, including R5F51306BDFM#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F51306BDFM#30 requirements.
6.How does Aetrix verify that R5F51306BDFM#30 is sourced from the original manufacturer or authorized distributors?
All R5F51306BDFM#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F51306BDFM#30 meets industry standards.
7.What is the process for return or replacement of R5F51306BDFM#30?
All R5F51306BDFM#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F51306BDFM#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F51306BDFM#30 part is unused and in its original packaging.
Return procedure for R5F51306BDFM#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F51306BDFM#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

